SCLS420G - JUNE 1998 - REVISED APRIL 2003


- Inputs Are TTL-Voltage Compatible
- Schmitt-Trigger Circuitry On A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- Retriggerable for Very Long Output Pulses
- Overriding Clear Terminates Output Pulse
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

   2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)


### description/ordering information


These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the  $\overline{A}$  input is low, and the B input goes high. In the second method, the B input is high, and the  $\overline{A}$  input goes low. In the third method, the  $\overline{A}$  input is low, the B input is high, and the clear ( $\overline{CLR}$ ) input goes high.

The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$  (positive) and an external resistor connected between  $R_{ext}/C_{ext}$  and  $V_{CC}$ . To obtain variable pulse durations, connect an external variable resistance between  $R_{ext}/C_{ext}$  and  $V_{CC}$ . The output pulse duration also can be reduced by taking  $\overline{CLR}$  low.



SN54AHCT123A ... J OR W PACKAGE





NC - No internal connection

T <sub>A</sub>	PACK	AGET	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74AHCT123AN	SN74AHCT123AN
	SOIC - D	Tube	SN74AHCT123AD	AHCT123A
-40°C to 85°C	3010 - 0	Tape and reel	SN74AHCT123ADR	ANCTIZSA
	SSOP – DB	Tape and reel	SN74AHCT123ADBR	HB123A
	TSSOP – PW	Tape and reel	SN74AHCT123APWR	HB123A
	TVSOP – DGV	Tape and reel	SN74AHCT123ADGVR	HB123A
	CDIP – J		SNJ54AHCT123AJ	SNJ54AHCT123AJ
–55°C to 125°C	–55°C to 125°C CFP – W		SNJ54AHCT123AW	SNJ54AHCT123AW
	LCCC – FK	Tube	SNJ54AHCT123AFK	SNJ54AHCT123AFK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCLS420G - JUNE 1998 - REVISED APRIL 2003

### description/ordering information(continued)

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The  $\overline{A}$ , B, and  $\overline{CLR}$  inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active  $(\overline{A})$  or high-level-active (B) input. Pulse duration can be reduced by taking CLR low. CLR input can be used to override  $\overline{A}$  or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

The variance in output pulse duration from device to device typically is less than  $\pm 0.5\%$  for given external timing components. An example of this distribution for the 'AHCT123A is shown in Figure 10. Variations in output pulse duration versus supply voltage and temperature are shown in Figure 6.

During power up, Q outputs are in the low state, and  $\overline{Q}$  outputs are in the high state. The outputs are glitch free, without applying a reset pulse.


For additional application information on multivibrators, see the application report, *Designing With the SN74AHC123A and SN74AHCT123A*, literature number SCLA014.

	(each m	nultivik	orator)	
	INPUTS	Ουτι	PUTS	
CLR	Ā	Q	Q	
L	Х	Х	L	Н
х	н	Х	L†	H‡
Х	Х	L	Lţ	н†
Н	L	$\uparrow$	л	ប
н	Ļ	Н	л	U
$\uparrow$	L	н	л	ប
+				

**FUNCTION TABLE** 

<sup>†</sup>These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.


## logic diagram, each multivibrator (positive logic)





SCLS420G - JUNE 1998 - REVISED APRIL 2003

### input/output timing diagram



#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)		
Input voltage range, V <sub>I</sub> (see Note 2)		
Output voltage range, V <sub>O</sub> (see Note 1)		–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub>	с)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	): D package	
	DB package	
	DGV package	120°C/W
	N package	67°C/W
	PW package	
Storage temperature range, T <sub>stg</sub>		

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values are with respect to the network ground terminal.
  - 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS420G - JUNE 1998 - REVISED APRIL 2003

## recommended operating conditions (see Note 4)

		SN54AHC	T123A	SN74AHC	CT123A	UNIT
		MIN	MAX	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	Vcc	V
ЮН	High-level output current		-8		-8	mA
I <sub>OL</sub>	Low-level output current		8		8	mA
R <sub>ext</sub>	External timing resistance	1k		1k		Ω
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	1		1		ms/V
Т <sub>А</sub>	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused R<sub>ext</sub>/C<sub>ext</sub> terminals should be left unconnected. All remaining unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

ВА	RAMETER	TEST CONDITIONS	Vee	T,	<b>₄ = 25°</b> Ω	;	SN54AHC	T123A	SN74AHC	T123A	UNIT
	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
∨он		I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
⊻ОН		I <sub>OH</sub> = –8 mA	4.5 V	3.94			3.8		3.8		v
Vai		I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL		I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	v
	R <sub>ext</sub> /C <sub>ext</sub> †	$V_I = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	
lj	Ā, B <u>,</u> and CLR	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
ICC	Quiescent	$V_I = V_{CC} \text{ or } GND,  I_O = 0$	5.5 V			4		40		40	μA
ICC	Active state (per circuit)	$V_I = V_{CC}$ or GND, R <sub>ext</sub> /C <sub>ext</sub> = 0.5 V <sub>CC</sub>	5.5 V		560	750		975		975	μΑ
ΔICC	‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5		1.5	mA
Ci		$V_I = V_{CC}$ or GND	5 V		1.9	10				10	pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V.

<sup>†</sup> This test is performed with the terminal in the off-state condition.

<sup>‡</sup>This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			TEST CONDITIONS	T <sub>A</sub> = 25°C			SN54AHC	T123A	SN74AHC	UNIT	
			TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse	CLR		5			5		5		20
tw	duration	A or B trigger		5			5		5		ns
	Dulas rate	in non tino o	$R_{ext} = 1 \text{ k}\Omega$ , $C_{ext} = 100 \text{ pF}$	Ş	60		§		§		ns
t <sub>rr</sub>	Puise retr	igger time	$R_{ext}$ = 1 kΩ, $C_{ext}$ = 0.01 µF	§	1.5		§		§		μs

§ See retriggering data in the application information section.



SCLS420G - JUNE 1998 - REVISED APRIL 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

00			· · · · · · · · · · · · · · · · · · ·		-						
	FROM	то	TEST	Тį	ן ב = 25°C	;	SN54AHC	T123A	SN74AHC		
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	МАХ	UNIT
<sup>t</sup> PLH	<del>.</del> .		0. 15 pF		5.3*	10*	1*	13*	1	11	
<sup>t</sup> PHL	A or B	Q or $\overline{Q}$	C <sub>L</sub> = 15 pF		5.3*	10*	1*	13*	1	11	ns
<sup>t</sup> PLH		0	CL = 15 pF		7.7*	12*	1*	15*	1	13	ns
<sup>t</sup> PHL	CLR	Q or Q			7.7*	12*	1*	15*	1	13	115
<sup>t</sup> PLH		0 0	C <sub>L</sub> = 15 pF		8*	13*	1*	16*	1	14	ns
<sup>t</sup> PHL	CLR trigger	Q or Q	0L = 13 pr		8*	13*	1*	16*	1	14	115
<sup>t</sup> PLH	A or B	Q or Q	C <sub>L</sub> = 50 pF		6.8	11	1	14	1	12	ns
<sup>t</sup> PHL	AUB	QOIQ	0L = 30 pi		6.8	11	1	14	1	12	115
<sup>t</sup> PLH	CLR	Q or $\overline{Q}$	C <sub>1</sub> = 50 pF		9.2	13	1	16	1	14	ns
<sup>t</sup> PHL	ULK	QOIQ	0L = 30 bi		9.2	13	1	16	1	14	
<sup>t</sup> PLH	CLR trigger	Q or Q	C1 = 50 pF		9.5	14	1	17	1	15	ns
<sup>t</sup> PHL	CLK trigger		0L = 30 bi		9.5	14	1	17	1	15	115
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2  k\Omega$		133	200		240		240	ns
<sub>tw</sub> †		Q or $\overline{Q}$	$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.01 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	90	100	110	90	110	90	110	μs
			$\begin{array}{l} C_L = 50 \text{ pF},\\ C_{ext} = 0.1 \mu\text{F},\\ R_{ext} = 10 k\Omega \end{array}$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
$\Delta t_w^{\ddagger}$					±1						%


\* On products compliant to MIL-PRF-38535, this parameter is not production tested. †  $t_W$  = Pulse duration at Q and  $\overline{Q}$  outputs ‡  $\Delta t_W$  = Output pulse-duration variation (Q and  $\overline{Q}$ ) between circuits in same package

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load	29	pF



SCLS420G - JUNE 1998 - REVISED APRIL 2003




## PARAMETER MEASUREMENT INFORMATION

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics:  $Z_0 = 50 \Omega$ ,  $t_r = 3 ns$ ,  $t_f = 3 ns$ .

C. The outputs are measured one at a time with one input transition per measurement.





SCLS420G - JUNE 1998 - REVISED APRIL 2003

## **APPLICATION INFORMATION**

### caution in use

To prevent malfunctions due to noise, connect a high-frequency capacitor between  $V_{CC}$  and GND, and keep the wiring between the external components and  $C_{ext}$  and  $R_{ext}/C_{ext}$  terminals as short as possible.

### power-down considerations

Large values of C<sub>ext</sub> may cause problems when powering down the 'AHCT123A devices because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor may discharge from V<sub>CC</sub> through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the V<sub>CC</sub> power supply must not be faster than  $t = V_{CC} \times C_{ext}/30$  mA. For example, if V<sub>CC</sub> = 5 V and C<sub>ext</sub> = 15 pF, the V<sub>CC</sub> supply must turn off no faster than  $t = (5 \text{ V}) \times (15 \text{ pF})/30$ mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of V<sub>CC</sub> to zero occurs, the 'AHCT123A devices may sustain damage. To avoid this possibility, use external clamping diodes.

### output pulse duration

The output pulse duration,  $t_w$ , is determined primarily by the values of the external capacitance (C<sub>T</sub>) and timing resistance (R<sub>T</sub>). The timing components are connected as shown in Figure 2.




Figure 2. Timing-Component Connections

The pulse duration is given by:

$$t_w = K \times R_T \times C_T$$

if  $C_T$  is  $\geq$  1000 pF, K = 1.0 or

if  $C_T$  is < 1000 pF, K can be determined from Figure 5

where:

- t<sub>w</sub> = pulse duration in ns
- $R_T$  = external timing resistance in k $\Omega$
- C<sub>T</sub> = external capacitance in pF
- K = multiplier factor

Equation 1 and Figure 3 can be used to determine values for pulse duration, external resistance, and external capacitance.



SCLS420G - JUNE 1998 - REVISED APRIL 2003

## **APPLICATION INFORMATION**

### retriggering data

The minimum input retriggering time ( $t_{MIR}$ ) is the minimum time required after the initial signal before retriggering the input. After  $t_{MIR}$ , the device retriggers the output. Experimentally, it also can be shown that to retrigger the output pulse, the two adjacent input signals should be  $t_{MIR}$  apart, where  $t_{MIR} = 0.30 \times t_W$ . The retrigger pulse duration is calculated as shown in Figure 3.





Figure 3. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output (see Figure 4).




 $t_{MRT}$  = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output  $t_{MRT}$  = 15 ns

### Figure 4. Input/Output Requirements



SCLS420G - JUNE 1998 - REVISED APRIL 2003



APPLICATION INFORMATION<sup>†</sup>

Figure 5. Output Pulse Duration vs External Timing Capacitance





Figure 6. Variations in Output Pulse Duration vs Temperature

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



SCLS420G - JUNE 1998 - REVISED APRIL 2003



**APPLICATION INFORMATION<sup>†</sup>** 

<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.





www.ti.com

5-Sep-2011

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-9861601Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-9861601QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	
5962-9861601QFA	ACTIVE	CFP	W	16	1	TBD	Call TI	Call TI	
74AHCT123ADGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74AHCT123ADGVRG4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123ADRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74AHCT123ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74AHCT123APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AHCT123APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	



5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74AHCT123APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SNJ54AHCT123AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54AHCT123AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	
SNJ54AHCT123AW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54AHCT123A, SN74AHCT123A :

• Catalog: SN74AHCT123A

• Military: SN54AHCT123A

# PACKAGE OPTION ADDENDUM



www.ti.com

5-Sep-2011

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT123ADBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHCT123ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHCT123ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHCT123APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT123ADBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN74AHCT123ADGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74AHCT123ADR	SOIC	D	16	2500	333.2	345.9	28.6
SN74AHCT123APWR	TSSOP	PW	16	2000	367.0	367.0	35.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

## DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated