SN54ALS29825, SN74ALS29825, SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS

SDAS147B — JANUARY 1986 — REVISED MARCH 1990


- Functionally Equivalent to AMD AM29825 and AM29826
- Improved I_{OH} Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include Plastic
 "Small-Outline" Packages and Standard
 Plastic and Ceramic 300-mil DIPs
- Buffered Control Inputs to Reduce DC Loading Effect

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.

With the clock enable (\$\overline{CLKEN}\$) low, the eight D-type edge-triggered flip-flops enter data on the low-to- high transitions of the clock. Taking \$\overline{CLKEN}\$ high will disable the clock buffer, thus latching the outputs. The 'ALS29825 has noninverting D inputs and the 'ALS29826 has inverting \$\overline{D}\$ inputs. Taking the \$\overline{CLR}\$ input low causes the eight Q outputs to go low independently of the clock.

SN54ALS29825 . . . JT PACKAGE SN74ALS29825 . . . DW OR NT PACKAGE



SN74ALS29826 . . . DW OR NT PACKAGE (TOP VIEW)

| | | _ | |
|-------|-----|----|-------|
| OC1 [| 1 U | 24 | Vcc |
| OC2 | 2 | 23 | OC3 |
| 1D 🛛 | 3 | 22 | 1Q |
| 2D 🛛 | 4 | 21 | 2Q |
| 3D 🛛 | 5 | 20 | 3Q |
| 4D 🛛 | 6 | 19 | 4Q |
| 5D 🛚 | 7 | 18 | 5Q |
| 6D 🛚 | 8 | 17 | 6Q |
| 7D 🛚 | 9 | 16 | 7Q |
| 8D [| 10 | 15 | 8Q |
| CLR [| 11 | 14 | CLKEN |
| GND 🛚 | 12 | 13 | CLK |
| L | | | |

Multiuser buffered output-control inputs ($\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$) can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered-down. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pullup components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS29825 is characterized over the full military range of – 55°C to 125°C. The SN74ALS29825 and SN74ALS29826 are characterized for operation from 0°C to 70°C.

1

SN54ALS29825, SN74ALS29825 8□BIT BUS INTERFACE FLIP□FLOPS WITH 3□STATE OUTPUTS


SDAS147B — JANUARY 1986 — REVISED MARCH 1990

FUNCTION TABLE

| | | OUTPUT | | | |
|-----|-----|--------|------------|---|-------|
| OC* | CLR | CLKEN | CLK | D | Q |
| L | L | Χ | Х | Χ | L |
| L | Н | L | \uparrow | Н | Н |
| L | Н | L | \uparrow | L | L |
| L | Н | Н | X | Χ | Q_0 |
| Н | X | X | X | Χ | z |

 $\overline{\underline{OC}}^* = H \text{ if any of } \overline{\underline{OC}}1, \overline{\underline{OC}}2, \text{ or } \overline{\underline{OC}}3 \text{ is high.}$ $\overline{OC}^* = L \text{ if any of } \overline{OC}1, \overline{OC}2, \text{ or } \overline{OC}3 \text{ is low.}$

logic symbol †



[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

MISSING ILLUSTRATION

SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS


SDAS147B — JANUARY 1986 — REVISED MARCH 1990

FUNCTION TABLE

| | | OUTPUT | | | |
|-----|-----|--------|------------|---|-------|
| OC* | CLR | CLKEN | CLK | D | Q |
| L | L | Χ | Х | Χ | L |
| L | Н | L | \uparrow | Н | Н |
| L | Н | L | \uparrow | L | L |
| L | Н | Н | Χ | Χ | Q_0 |
| Н | X | X | X | Χ | Z |

 $\overline{OC}^* = H$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is high. $\overline{OC}^* = L$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is low.

logic symbol †



[†] This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)

MISSING ILLUSTRATION

SN54ALS29825 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS

SDAS147B — JANUARY 1986 — REVISED MARCH 1990

recommended operating conditions

| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-------------------|-----|-----|-----|------|-----|------|------|
| VCC | Supply voltage | | | 5 | | 4.75 | 5 | 5.5 | V |
| VIH | High-level input voltage | | | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | | | 0.8 | V |
| ІОН | High-level output current | | | | | | | - 18 | mA |
| lOL | Low-level output current | | | | | | | 32 | mA |
| | | CLR low | 7 | | | 7 | | | |
| t _W | Pulse duration | CLK high | 8 | | | 8 | | | ns |
| | | CLK low | 8 | | | 8 | | | |
| | | CLR inactive | 7 | | | 7 | | | |
| t _{su} | Setup time before CLK↑ | Data | 4 | | | 4 | | | ns |
| | | CLKEN high or low | 8 | | | 8 | | | |
| | Hald far a data after OLKA | Data | 4 | | | 4 | | | |
| t _h | Hold time, data after CLK↑ | CLKEN | 2 | | | 2 | | | ns |
| TA | Operating free-air temperature | | | 25 | | - 55 | | 125 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS [‡] | MIN | TYP§ | MAX | UNIT |
|-----------------|------------------------|------------------------------|-----|------|-------|------|
| VIK | $V_{CC} = MIN,$ | $I_{I} = -18 \text{ mA}$ | | | -1.2 | V |
| Vari | $V_{CC} = MIN,$ | IOH = −12 mA | 2.4 | | | V |
| VOH | V _{CC} = MIN, | IOH = −18 mA | 2 | | | ٧ |
| VOL | $V_{CC} = MIN,$ | IOL = 32 mA | | 0.35 | 0.5 | V |
| lozh | $V_{CC} = MAX,$ | V _O = 2.4 V | | | 50 | μΑ |
| lozL | $V_{CC} = MAX,$ | V _O = 0.4 V | | | - 50 | μΑ |
| IĮ | $V_{CC} = MAX,$ | V _I = 5.5 V | | | 0.1 | mA |
| lіН | $V_{CC} = MAX,$ | V _I = 2.7 V | | | 20 | μΑ |
| I _{IL} | $V_{CC} = MAX$, | V _I = 0.4 V | | | - 0.5 | mA |
| los¶ | $V_{CC} = MAX$, | V _O = 0 V | -75 | | -250 | mA |
| ^I cc | $V_{CC} = MAX$, | Outputs open | | 70 | 115 | mA |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[¶] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SN74ALS29825, SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS

SDAS147B — JANUARY 1986 — REVISED MARCH 1990

| absolute maximum ratings over operating free-air | temperature range (unless otherwise noted) † |
|---|--|
| Supply voltage, V _{CC} (see Note 1) | |
| Input voltage | |
| Voltage applied to a disabled high-impedance output | 5.5 V |
| Operating free-air temperature range | 0°C to 70°C |
| Storage temperature range | − 65°C to 150°C |

recommended operating conditions

| | | | MIN | NOM | MAX | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-------------------|-----|-----|-----|------|-----|-----|------|
| Vcc | Supply voltage | | | 5 | | 4.75 | 5 | 5.5 | V |
| VIH | High-level input voltage | | | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | | | 0.8 | V |
| IOH | High-level output current | | | | | | | -24 | mA |
| lOL | Low-level output current | | | | | | | 48 | mA |
| | | CLR low | 5 | | | 7 | | | |
| t _W | Pulse duration | CLK high | 5 | | | 7 | | | ns |
| | | CLK low | 5 | | | 7 | | | |
| | | CLR inactive | 5 | | | 7 | | | |
| t _{su} | Setup time before CLK↑ | Data | 2 | | | 4 | | | ns |
| | | CLKEN high or low | 6 | | | 6 | | | |
| | | Data | 2 | | | 2 | | | |
| t _h | Hold time, data after CLK↑ | CLKEN | 0 | | | 2 | | | ns |
| TA | Operating free-air temperature | | | 25 | | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS‡ | MIN | TYP‡ | MAX | UNIT |
|-------------------|------------------------|--------------------------|-----|------|-------|------|
| VIK | V _{CC} = MIN, | $I_I = -18 \text{ mA}$ | | | -1.2 | V |
| Vou | $V_{CC} = MIN,$ | I _{OH} = –15 mA | 2.4 | 3.3 | | V |
| VOH | V _{CC} = MIN, | I _{OH} = -24 mA | 2 | 3.1 | | V |
| VOL | $V_{CC} = MIN,$ | I _{OL} = 48 mA | | 0.35 | 0.5 | V |
| IOZH | $V_{CC} = MAX,$ | V _O = 2.4 V | | | 20 | μΑ |
| lozL | $V_{CC} = MAX,$ | V _O = 0.4 V | | | - 20 | μΑ |
| lį | $V_{CC} = MAX,$ | V _I = 5.5 V | | | 0.1 | mA |
| lн | $V_{CC} = MAX,$ | V _I = 2.7 V | | | 20 | μΑ |
| I _Ι Γ | $V_{CC} = MAX$, | V _I = 0.4 V | | | - 0.2 | mA |
| I _{OS} ¶ | $V_{CC} = MAX$, | V _O = 0 V | -75 | | -250 | mA |
| Icc | $V_{CC} = MAX$, | Outputs open | | 70 | 100 | mA |

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND.

[§] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[¶] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

SN54ALS29825 8□BIT BUS INTERFACE FLIP□FLOPS WITH 3□STATE OUTPUTS

SDAS147B — JANUARY 1986 — REVISED MARCH 1990

switching characteristics over recommended ranges of supply voltage and free-air temperature

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | V 1 | CC = 5 \ A = 25° | /, C | V _{CC} = MII T _A = MIN | N to MAX,† I to MAX† | UNIT | | | | | |
|------------------|-----------------|----------------|------------------------|-----------|---------------------|---------|---|-------------------------|-------------------------|-----------------------|----|-----|----|----|
| | (INFOT) | (001F01) | (see Figure 1) | MIN | TYP | MAX | MIN | MAX | | | | | | |
| t _{PLH} | | | C _I = 50 pF | 2 | | 8.5 | 2 | 14 | | | | | | |
| tPHL | | A O | 0L = 00 pi | 2 | | 8.5 | 2 | 17.5 | ns | | | | | |
| t _{PLH} | CLK | Any Q | Any Q | C. 200 pF | 2 | | 14 | 2 | 16 | 110 | | | | |
| tPHL | | | $C_L = 300 \text{ pF}$ | 2 | | 17.5 | 2 | 21 | | | | | | |
| tPHL | CLR | Any Q | C _L = 50 pF | 1 | 6 | 14.5 | 1 | 17.5 | ns | | | | | |
| ^t PZH | | | C _I = 50 pF | 1 | 11.5 | 14.5 | 1 | 17.5 | | | | | | |
| tPZL | oc | Any Q | Any Q | Any Q | Any Q | Any Q | Any Q | C[= 50 pr | 1 | 11 | 13 | 1 | 18 | 20 |
| t _{PZH} | 00 | | | | | | | Ally Q | C _I = 300 pF | 1 | | 18 | 1 | 22 |
| tPZL | | | | | CL = 300 pi | 1 | | 25 | 1 | 29.5 | | | | |
| t _{PHZ} | | | C _I = 50 pF | 1 | | 15 | 1 | 19 | | | | | | |
| t _{PLZ} | oc | Any Q | Any Q | Any Q | OL = 50 pr | 1 | | 10 | 1 | 12 | ns | | | |
| ^t PHZ | 00 | | | | 7 ti iy Q | Ally & | Ally Q | 7 ti iy Q | | C _L = 5 pF | 1 | 5.2 | 10 | 1 |
| t _{PLZ} | | | OL = 3 bi | 1 | 5.2 | 9 | 1 | 11 | | | | | | |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN74ALS29825, SN74ALS29826 8 BIT BUS INTERFACE FLIP FLOPS WITH 3 STATE OUTPUTS

SDAS147B — JANUARY 1986 — REVISED MARCH 1990

switching characteristics over recommended ranges of supply voltage and free-air temperature

| PARAMETER | FROM | TO (OUTPUT) | TEST CONDITIONS | V T | CC = 5 | V, C | V _{CC} = MII T _A = MIN | N to MAX,† I to MAX† | UNIT | | | | | | | | |
|------------------|---------------|-------------------------|-------------------------|--------|-----------|------------|---|-------------------------|------------|----|-----------------------|----|-----|----|----|---|-----|
| | (INPUT) | (OUTPUT) | (see Figure 1) | MIN | TYP | MAX | MIN | MAX | Oitii | | | | | | | | |
| tPLH | | | C _I = 50 pF | 2 | | 8.5 | 2 | 10 | | | | | | | | | |
| tPHL | 01.14 | A O | OL = 30 bi | 2 | | 8.5 | 2 | 10 | | | | | | | | | |
| tPLH | CLK | Any Q | C _I = 300 pF | | | 14 | | 16 | ns | | | | | | | | |
| tPHL | | | OL = 300 pi | | | 14 | | 16 | | | | | | | | | |
| tPHL | CLR | Any Q | C _L = 50 pF | | 6 | 10 | | 12 | ns | | | | | | | | |
| ^t PZH | | | C _I = 50 pF | | 11.5 | 12 | | 14 | | | | | | | | | |
| tPZL | OC | Any Q | Any Q | Any Q | Any Q | Any Q | Any O | - ' | CL = 50 pr | | 11 | 12 | | 14 | ns | | |
| ^t PZH | 00 | | | | | | C _I = 300 pF | | | 17 | | 20 | 115 | | | | |
| t _{PZL} | | C _L = 300 μr | | | | 21 | | 23 | | | | | | | | | |
| t _{PHZ} | | | C 50 pE | | | 11 | | 14 | | | | | | | | | |
| t _{PLZ} | OC | Any Q | C _L = 50 pF | | | 9 | | 12 | ns | | | | | | | | |
| t _{PHZ} | 23 | Ally Q | 7 ti iy Q | ruiy Q | 7 tilly G | 7 tilly Ge | Ally Q | Ally Q | Any Q | | C _L = 5 pF | | 5.2 | 8 | | 9 | 1.0 |
| tPLZ | | | OL - 0 bi | | 5.2 | 8 | | 9 | | | | | | | | | |

 $[\]dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54ALS29825, SN74ALS29825, SN74ALS29826 8□BIT BUS INTERFACE FLIP□FLOPS WITH 3□STATE OUTPUTS

SDAS147B — JANUARY 1986 — REVISED MARCH 1990

PARAMETER MEASUREMENT INFORMATION

MISSING ILLUSTRATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_0 = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications | |
|--------------------|---------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated