SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987

- **Bus Transceivers with Inverting Outputs** ('HC664) or True Outputs ('HC665)
- Generates a Parity Bit for A Bus and B Bus
- **Easily Cascadable**
- Internal Active Pull-Ups and Pull-Downs
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- **Dependable Texas Instruments Quality and** Reliability

description

These octal bus transceivers are designed for asynchronous, bidirectional communication between data buses. The devices transmit data from the A Bus to the B Bus or from the B Bus to the A Bus, depending on the level at the direction control input, DIR. The enable input \overline{G} , can be used to disable the device so that the buses are isolated. These devices will also generate parity outputs, APO and BPO, which reflect the number of high levels at the A Bus and B Bus, respectively, taking into account the parity inputs API and BPI.

The bidirectional I/O ports feature active circuitry on the input stage that, when the output shared by that pin is disabled, will maintain the input in the last state taken by the output. This state will be maintained until changed by the activity on

(ТО	P VIEW)
A1 []2	23 🗍 🖸
A2 [3	22 B1
A3 🚺 4	21 B2
A4 🚺 5	20 B3
A5 🚺 6	19 B4
A6 🛛 7	18 B5
A7 🔤 8	17 B6
e 🗍 8A	16 B7
BPI 10) 15 B8

SN54HC664, SN54HC665 ... JT PACKAGE

SN74HC664, SN74HC665 . . . DW OR NT PACKAGE

SN54HC664, SN54HC665 ... FK PACKAGE

13

Π ΑΡΙ

APO

GND [112



NC-No internal connection

the bus. The advantage of this arrangement is that when all outputs on the bus are disabled, the inputs will be prevented from floating, resulting in minimum power dissipation and minimum susceptibility to noise. This eliminates any need for external pull-up or pull-down resistors. The parity inputs API and BPI have similar circuitry. For futher information, see the Typical Application Data.

The SN54HC664 and SN54HC665 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC664 and SN74HC665 are characterized for operation from -40°C to 85°C.



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987

CONTROL INPUTS		NUMBER OF HIGH	NUMBER OF HIGH	OUTPUTS		OPERATION				
G	DIR	A BUS AND API	B BUS AND BPI	APO	вро	НС664	НС665			
		X	0, 2, 4, 6, 8	Z	н	B Data to A Bus	B Data to A Bus			
L	L	X	1, 3, 5, 7, 9	Z	L	D Data to A bus	B Data to A bu			
		0, 2, 4, 6, 8	X	н	Z	A Data to 8 Bus	A Data to B Bus			
L	ь н	1, 3, 5, 7, 9	X	L	Z	A Data to b bus	A Data to b bus			
Н			X X		Z	Isolation	Isolation			

FUNCTION TABLE

logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987



Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC} 0.5 V to 7 V
Input clamp current, I _K (V _I < 0 or V _I > V _{CC}) $\dots \dots \dots$
Output clamp current, I_{OK} (VO < 0 or VO > VCC) ±20 mA
Continuous output current, IQ (VQ = 0 to VCC) $\dots \dots \dots$
Continuous current through VCC or GND pins ±70 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package 260 °C
Storage temperature range

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SI SI	SN74HC664 SN74HC665			UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC} Supply voltage			2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH High-level input voltage	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
		V _{CC} = 2 V	0		0.3	0		0.3	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
		$V_{CC} = 2 V$	0		1000	0		1000	
tt	Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
		$V_{CC} = 6 V$	0		400	0		400	
TA	Operating free-air temperature		- 55		125	- 40		85	°C



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987

PA	RAMETER	TEST CONDITIONS	NDITIONS VCC		A = 25	°C		HC664 HC665	SN74HC664 SN74HC665		UNIT
				MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	1
∨он		$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -20 \ \mu \text{A}$	2 V 4.5 V 6 V	1.9 4.4 5.9	4.499		1.9 4.4 5.9		1.9 4.4 5.9		
	All outputs except	$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -6 \text{ mA}$	4.5 V 6 V	3.98 5.48	4.30 5.80	· · · ·	3.7 5.2		3.84 5.34		v
∨он	APO & BPO APO or	$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -7.8 \text{ mA}$ $V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	BPO	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.80		5.2		5.34		
VOL		$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 20 \ \mu \text{A}$	2 V 4.5 V 6 V		0.002 0.001 0.001	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	
	All outputs except	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 6 \text{ mA}$	4.5 V	· · · · · · · · · · · · · · · · · · ·	0.17	0.26		0.4		0.33	v
VOL	APO & BPO	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
*UL	APO or	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
	BPO	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
1	ଟ୍ରି, DIR, API or BPI	$V_{I} = V_{CC} \text{ or } 0$	6∨		±0.1	±100	E	1000	±	: 1000	nA
loz	A or B	$V_0 = V_{CC} \text{ or } 0$	6 V		±0.01	±0.5		±10		± 5	μA
ICC		$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			8		160		80	μΑ
Ci [†]			2 to 6 V		3	10		10		10	pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

 $^\dagger This parameter, C_i, does not apply to I/O ports.$



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50 \text{ pF}$ (see Note 1)

	FROM	то		TA	= 25	°C	SN54	HC664	SN74	UNI		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX		
			2 V	Ì	75	150		225		190		
tpd	A or B	B or A	4.5 V		15	30		45		38	ns	
-			6 V		13	26		38		32		
		4.00	2 V		115	230		345		290		
tpd	A or B	APO or	4.5 V		23	46		69]	58	กร	
F-		BPO	6 V		20	39		59		49		
		1.50	2 V		77	155		235		195		
^t pd BPI	API or	APO or	4.5 V		15	31		47		39	ns	
	bri	BPO	6 V		13	26		40		33		
^t en	G or		2 V		125	255		385		320		
		A or B	4.5 V		25	51		77		64	ns	
	DIR		6 V		22	43		65		54		
	~		2 V		125	255		385		320		
^t dis	Gor	A or B	4.5 V		25	51		77		64	ns	
	DIR		6 V		22	43		65		54		
			2 V		28	60		90		75		
tt		Any	4.5 V		8	12		18		15	ns	
			6 V		6	10		15		13		
C _{pd}	Powe	er dissipation capa	citance		No loa	d, T _A =	25°C		5	6 pF typ		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 150 pF (see Note 1)

	FROM	то	ro	T _A = 25°C			SN54	IC664	SN74HC664		UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	·	116	235		355		295	
t _{pd} A or B	B or A	4.5 V		23	47		71		59	ns	
			6 V		20	41		60		51	
		100	2 V		157	315		475		395	
^t pd	A or B	APO or	4.5 V		31	63		95		79	ns
		BPO	6 V		27	54		81		68	
	4.01	100	2 V		120	240		365		300	
tpd	API or	APO or BPO	4.5 V		24	48		73		60	ns
	BPI		6 V		20	41		62		52	
	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~		2 V		170	340		515		425	
t _{en}	Gor	A or B	4.5 V		34	68		103		85	ns
	DIR		6 V		29	58	1	87		73	
			2 V	[37	210		315		265	
tt		Any	4.5 V		12	42	1	63		53	ns
			6 V		10	36		53		45	

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



SCLS152 – D2839, MARCH 1984 – REVISED SEPTEMBER 1987

	FROM	то		Тд	= 25	°C	SN54	HC665	SN74	IC665	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
	· _ ·		2 V		70	140		210		175	
^t pd	A or B	B or A	4.5 V		14	28		42		35	กร
pu			6 V		12	24		36		30	
			2 V		115	230		345		290	
^t pd	A or B	APO or	4.5 V		23	46		69		58	ns
pu		BPO	6 V		20	39		59	1	49	
			2 V		77	155		235		195	
^t pd	API or	APO or	4.5 V		15	31		47		39	ns
pu	spa BPI	BPO	6 V	1	13	26		40		33	
		G or A or B DIR	2 V		125	255		385		320	
t _{en}			4.5 V		25	51		77		64	ns
-611	DIR		6 V		22	43		65		54	
	~~~		2 V		125	255		385		320	
^t dis	G or	A or B	4.5 V		25	51		77		64	ns
-015	DIR		6 V	1	22	43		65		54	
			2 V	<u> </u>	28	60		90	1	75	
tt	ta	Any	4.5 V		8	12		18		15	ns
- L			6 V		6	10		15		13	
C _{pd}	Pow	er dissipation capa	citance		No loa	d, T _A =	25°C		5	6 pF typ	)

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 150 pF (see Note 1)

	FROM	TO		$T_A = 25^{\circ}C$			SN54	HC665	SN74HC665		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			2 V		112	225		340		280		
^t pd	tod A or B	B or A	4.5 V		22	45		68		56	ns	
pu			6 V		20	39		58		49		
		1.50	2 V		157	315		475		395		
t _{pd} A or B	APO or	4.5 V		31	63		95		79	ns		
		BPO	6 V	1	27	54		81		68		
			1.8.5	2 V		120	240		365		300	
tpd	API or	APO or	4.5 V	1	24	48	1	73		60	ns	
pa	BPI	BPO	6 V		20	41		62		52		
			2 V	1	170	340		515		425		
t _{en}	Gor	A or B	4.5 V		34	68		103	]	85	ns	
	DIR		6 V		29	58		87		73		
			2 V	1	37	210		315		265		
tt		Any	4.5 V		12	42		63		53	ns	
-1			6 V	1	10	36		53		45		

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987

#### TYPICAL APPLICATION DATA

The unique structure used on the I/O ports and the parity inputs of these devices deserves some special consideration (see Figure 1). Only the input structure is shown. The conventional 3-state output structure associated with each I/O port has been omitted to facilitate understanding.



FIGURE 1. INPUT STRUCTURE

The two inverters (G1 and G2) have a transmission gate (TG1) connected in a feedback loop around them. This transmission gate is connected in an unusual fashion, that is, with the gates of both transistors connected to the output of G1. Thus, with the output of G1 at either a high or a low level, one or the other of the transistors will be turned on allowing feedback of the output of G2 to the input of G1. The effect of TG1 is that the input level will be maintained at whatever level existed prior to the bus being disabled or the level currently existing on the bus will be reinforced.

To understand the operation of this input, assume that initially the input is at a low logic level. As the input voltage is raised, TG1 sinks current to attempt to maintain the low level. However, TG1 consists of small geometry transistors and appears resistive as current flows thus allowing the input voltage to rise toward the threshold voltage of G1. When the threshold voltage is reached, G1 changes state causing G2 to change state. G2 then attempts to maintain a high level on the input through TG1. A similar operation occurs when the input voltage is decreased toward the threshold voltage of G1. G2 sources current through TG1 until the threshold is reached.

This characteristic of the input stage has some implications for the input current levels. With the input held at either  $V_{CC}$  or GND, there is no voltage across TG1 and negligible input current. However, as the input voltage is raised from GND or lowered from  $V_{CC}$ , the input current rises as the voltage across TG1 increases. The input current continues to rise until it reaches a maximum just as the threshold voltage of G1 is reached.

This configuration provides for minimum power dissipation when the bus is inactive (all outputs on the bus in the high-impedance state) and minimum susceptibility to noise on the bus during this time. The increase in input current may go unnoticed as it only occurs during transitions on the bus. Care must be taken when measuring input currents (e.g., at incoming inspection) to ensure that the input voltage is set to the correct value.

The use of these devices for interfacing to 8-, 16-, 24-bit-wide memory arrays with parity is illustrated in Figures 2, 3 and 4.



SCLS152 – D2839, MARCH 1984 – REVISED SEPTEMBER 1987



#### TYPICAL APPLICATION DATA





FIGURE 3. 16-BIT-WIDE MEMORY ARRAY WITH PARITY



SCLS152 - D2839, MARCH 1984 - REVISED SEPTEMBER 1987





FIGURE 4. 24-BIT-WIDE MEMORY ARRAY WITH PARITY

NOTE: The 'HC280 eliminates ripple carry delays associated with Figures 2 and 3. However, in those two cases the delays are probably too small to be of concern.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated