SCLS191B - FEBRUARY 1993 - REVISED APRIL 1996


- EPIC™ (Enhanced-Performance Implanted CMOS) 2-µ Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC}, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 > 2 V at V_{CC}, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description


These 8-bit parallel-out serial shift registers are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV164 feature AND-gated serial (A and B) inputs and an asynchronous clear (CLR) input. The gated serial inputs permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level

SN54LV164 . . . J OR W PACKAGE SN74LV164 . . . D, DB, OR PW PACKAGE (TOP VIEW)



SN54LV164 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.

The SN74LV164 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV164 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV164 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




FUNCTION TABLE

	INPU	JTS	OUTPUTS					
CLR	CLK	Α	В	Q_{A}	QB.	Q _H		
L	Х	Χ	Х	L	L	L		
Н	L	Χ	Χ	Q_{A0}	Q_{B0}	Q _{H0}		
Н	\uparrow	Н	Н	Н	Q_{An}	Q_{Gn}		
Н	\uparrow	L	X	L	Q_{An}	Q_{Gn}		
Н	\uparrow	Χ	L	L	Q_{An}	Q _{Gn}		

 ${\rm Q}_{A0},\,{\rm Q}_{B0},\,{\rm Q}_{H0}$ = the level of ${\rm Q}_A,\,{\rm Q}_B,$ or ${\rm Q}_H,$ respectively, before the indicated steady-state inputs conditions were established


 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock: indicates a 1-bit shift

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.

logic diagram (positive logic)



typical clear, shift, and clear sequences



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}			–0.5 V to 7 V
Input voltage range, VI (see I	Note 1)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see	ee Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I <	$0 \text{ or } V_I > V_{CC}) \dots \dots$		±20 mA
Output clamp current, IOK (V	$V_{O} < 0 \text{ or } V_{O} > V_{CC}) \dots$		±50 mA
Continuous output current, Ic	$O(V_O = 0 \text{ to } V_{CC}) \dots$		±25 mA
Continuous current through \	V _{CC} or GND		±50 mA
Maximum power dissipation	at $T_A = 55^{\circ}C$ (in still air) (see	ee Note 3): D package	1.25 W
		DB or PW package	e 0.5 W
Storage temperature range,	T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 7 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SN54LV164, SN74LV164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B - FEBRUARY 1993 - REVISED APRIL 1996

recommended operating conditions (see Note 4)

			SN54L	V164	SN74L	.V164	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	5.5	2.7	5.5	V
\/	High level input valte as	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		2		.,
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	3.15		3.15		V
.,	Level Level Considerable and	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		0.8	.,
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		1.65		1.65	V
٧ _I	Input voltage		0	VCC	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
	I Park Level and and an extract	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	20	-6		-6	4
ЮН	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	70	-12		-12	mA
		V _{CC} = 2.7 V to 3.6 V	V	6		6	
lOL	Low-level output current	V _{CC} = 4.5 V to 5.5 V		12		12	mA
Δt/Δν	Input transition rise or fall rate		0	100	0	100	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST COMPITIONS	V +	SN	54LV16	4	SN	174LV16	4	LINUT
PARAMETER	TEST CONDITIONS	v _{cc} †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0	.2		VCC - C).2		
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.4			2.4			V
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.6			3.6			
	I _{OL} = 100 μA	MIN to MAX			0.2			0.2	
VOL	I _{OL} = 6 mA	3 V		19	0.4			0.4	V
	I _{OL} = 12 mA	4.5 V		EL	0.55			0.55	
1.	W. W on CND	3.6 V		,2	±1			±1	4
IĮ	$V_I = V_{CC}$ or GND	5.5 V	9	Ć)	±1			±1	μΑ
la a	W. Was an CNID	3.6 V	2		20			20	4
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	27		20			20	μΑ
ΔICC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			500			500	μА
0	V. V or CND	3.3 V	2.5			2.5			
Ci	V _I = V _{CC} or GND	5 V		3			3		pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SI	N54LV16	64		
			V _{CC} =		V _{CC} =		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	40	0	35	0	30	MHz
	Podes donettes	CLR low	14		16		18		
t _W	Pulse duration	CLK high or low	14	OD	16	~	18		ns
	Outure the ended by force OLICA	Data	8	PRO	10	PRO	12		
t _{su}	Setup time, data before CLK↑	CLR inactive	5	8,	6	<	7		ns
t _h	Hold time, data after CLK↑		3		3		3		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

					SI	N74LV16	64		
			V _{CC} =		V _{CC} =		V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency		0	40	0	35	0	30	MHz
	Dulas deserva	CLR low	14		16		18		
t _W	Pulse duration	CLK high or low	14		16		18		ns
	Cation time data before CLIVA	Data	8		10		12		
t _{su}	Setup time, data before CLK↑	CLR inactive	5		6		7		ns
t _h	Hold time, data after CLK↑	_	3		3		3		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER						SN54L	V164				
	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5.5 V ± 0.5 V		V_{CC} = 3.3 V \pm 0.3 V			V _{CC} = 2.7 V		UNIT	
	(1141 01)	(0011 01)	MIN	TYP	MAX	MIN	TYP	MAX	∴ MIN	MAX	
f _{max}			40	90	الم	35	75	apu	30		MHz
^t pd	CLK	Q		10	20	ZII.	14	26	71	32	ns
t _{PHL}	CLR	Q		12	20		16	26		32	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


						SN74L	.V164				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5.5 V \pm 0.5 V		V_{CC} = 3.3 V \pm 0.3 V			$V_{CC} = 2.7 \text{ V}$		UNIT	
	(INFOT)	(0011 01)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			40	90		35	75		30		MHz
^t pd	CLK	Q		10	20		14	26		32	ns
^t PHL	CLR	Q		12	20		16	26		32	ns

SCLS191B - FEBRUARY 1993 - REVISED APRIL 1996

operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	TYP	TYP	UNIT
C _{pd} Power dissipation capacitance	C. 50 pF 4 40 MHz	3.3 V	74	~F	
	Power dissipation capacitance	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	5 V	75	pF

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	V_z
tPHZ/tPZH	GND

WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
٧ _m	0.5 × V _{CC}	1.5 V
Vi	VCC	2.7 V
Vz	2×V _{CC}	6 V



Timing Input

V_m

0 V


V_m

V_m

V_m

V_m

0 V



VOLTAGE WAVEFORMS

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







www ti com

18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV164D	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LV164DR	OBSOLETE	SOIC	D	14	TBD	Call TI	Call TI
SN74LV164PWLE	OBSOLETE	TSSOP	PW	14	TBD	Call TI	Call TI

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated