- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operations:

Hold (Store)

Shift Left

Shift Right Load Data

- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear
- Applications:

Stacked or Push-Down Registers Buffer Storage, and Accumulator Registers

	GUARANTEED	TYPICAL
TYPE	SHIFT (CLOCK)	POWER
	FREQUENCY	DISSIPATION
'LS299	25 MHz	175 mW
'S299	50 MHz	700 mW

A/QA U7 QA/ U8

CLR 09


GND 110

14 D/QD

13 □ B/QB

12 CLK

SN54LS299, SN54S299 . . . FK PACKAGE (TOP VIEW)



#### description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

#### **FUNCTION TABLE**


				INPL	ITS						IN	PUTS/0	DUTPU	TS			OUT	<b>PUTS</b>
MODE	CLR	FUNC	TION	OU1	TPUT TROL	CLK	SEF	RIAL	A/Q <sub>A</sub>	B/QB	c/Q <sub>C</sub>	D/QD	E/QE	F/Q <sub>F</sub>	G/QG	H/QH	Q <sub>A</sub> ,	Q <sub>H</sub> ,
		S1	<b>S0</b>	Ğ1 <sup>†</sup>	G2†		SL	SR										
	L	Х	L	L	L	X	Х	Х	L	L	L	L	L	L	L	L	L	L
Clear	L	L.	Х	L	L	×	×	X	L	L	L	L	L	L	L	L.	L	L
	L	Н	н	х	х	×	×	X	x	X	X	Х	X	Х	X	×	L	L
Hold	н	L	Ł	L	°L	х	×	×	QAO	Ово	Q <sub>C0</sub>	Q <sub>D0</sub>	QE0	Q <sub>F0</sub>	Q <sub>G0</sub>	αнο	QAO	Оно
HUIU	н	×	×	L	L	Ł	×	×	QAO	Q <sub>BO</sub>	$\sigma_{C0}$	$a_{D0}$	QE0	$Q_{F0}$			QAO	QHO
Shift Right	Н	L	Н	L	L	t	X	Н	Н	QAn	QBn	Q <sub>Cn</sub>	QDn	QEn	QFn	$Q_{Gn}$	Н	aGn
Smill right	н	L	н	L	L	1	×	L	L	$Q_{An}$	$Q_{Bn}$	$a_{Cn}$	$a_{Dn}$	$\alpha_{En}$	$Q_{Fn}$	$\alpha_{Gn}$	L	$Q_{Gn}$
Shift Left	Н	Н	L	L	L	1	Н	×	QBn	QCn	QDn	QEn	QFn	QGn	QHn	Н	QBn	Н
Shift Left	н	H	L	L	L	t	L	×	QBn	$a_{Cn}$	$Q_{Dn}$	$Q_{En}$	$a_{Fn}$	$\alpha_{Gn}$	$Q_{Hn}$	L	QBn	L
Load	Н	Н	Н	Х	X	1	Х	X	а	Ь.	С	d	e	f	g	h	а	h

<sup>†</sup>When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a...h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.




### logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.


#### logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.



### schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

S	upply voltage, VCC (see Note 1)																					7 V	,
- 1	nput voltage						٠.								٠.							7 V	1
C	ff-state output voltage																				5.	.5 V	,
(	perating free-air temperature range:	: S	N5	4L	.S2	99												-5	5°(	C to	12	25°C	)
_		S	N7	'4L	.S2	99													0	°C 1	o 7	o°C	;
S	torage temperature					٠												-6	5°(	Cto	15	o°C	;

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		s	N54LS2	99	s	N74LS2	99	l <u> </u>
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	QA thru QH	1777		-1			-2.6	
output content, TOH	QA' or QH'			-0.4			-0.4	mA
Low-level output current, IOL	Q <sub>A</sub> thru Q <sub>H</sub>			12			24	
	Q <sub>A</sub> ' or Q <sub>H</sub> '			4			8	mA
Clock frequency, fclock		0		20	0		20	MHz
Width of clock pulse, tw(clock)	Clock high	30			30			
	Clock low	1.8			10			ns
Width of clear pulse, tw(clear)	Clear low	25			20			ns
	Select	35†			35↑			
Setup time, t <sub>su</sub>	High-level data <sup>†</sup>	201			20†			
	Low-level data <sup>†</sup>	20↑			201			ns
	Clear inactive-state	241			201			
Hold time, th	Select	10↑			101			
	Data <sup>†</sup>	3†	1977.4		01			ns
Operating free-air temperature, TA		-55		125	0		70	°c

<sup>&</sup>lt;sup>†</sup> Data includes the two serial inputs and the eight input/output data lines.



## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST COND	NITIONS!	S	N54LS2	99	SI	N74LS2	99	
	TANAMETEN		1EST CONE	ATTOMS.	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIH	High-level input voltage			-	2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.5			-1.5	V
Vou	High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	2.4	3.2		2.4	3.1		V
VOH	riigii-ievei output voitage	QA' or QH'	VIL = VILmax,	$I_{OH} = MAX$	2.5	3.4		2.7	3.4		\ \
		QA thru QH	V <sub>CC</sub> = MIN,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	CA till CH	V <sub>1H</sub> = 2 V,	I <sub>OL</sub> = 24 mA					0.35	0.5	V
-02	=511 total output voltage	QA' or QH'	VIL = VILmax	IOL = 4 mA		0.25	0.4		0.25	0.4	]
		-A 01 -H	ALE ALFUIDA	IOL = 8 mA					0.35	0.5	
lozh	Off-state output current,	QA thru QH	V <sub>CC</sub> = MAX,	$V_{IH} = 2 V$ ,			40			40	μΑ
-0211	high-level voltage applied	-An	V <sub>O</sub> = 2.7 V				10				
lozL	Off-state output current,	Q <sub>Δ</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,			-400			-400	μА
	low-level voltage applied		V <sub>O</sub> = 0.4 V				100				μ
	Input current at maximum	S0, S1		V1 = 7 V			200			200	
11	input voltage	A thru H	V <sub>CC</sub> = MAX	V <sub>1</sub> = 5.5 V			100			100	μΑ
	pot vortago	Any other		V <sub>1</sub> = 7 V			100			100	
tin	High-level input current	A thru H, SO, S1	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			40			40	μА
.111	, ngir lover input current	Any other	VCC - WAX,	V   - 2.7 V			20			20	1 40
I <sub>IL</sub>	Low-level input current	S0, S1	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.8			-0.8	mA
'1L	-orr love input current	Any other	VCC = MAX,	V   - 0.4 V			-0.4			-0.4	] ""^
los	Short-circuit output current§	Q <sub>A</sub> thru Q <sub>H</sub>	Vcc = MAX	•	-30		130	-30		-130	mA
.08	onort-circuit output current	QA' or QH'	ACC - MAX		-20		-100	-20		-100	] mA
Icc	Supply current		V <sub>CC</sub> = MAX			33	53		33	53	mA

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{ C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	20	35		MHz
<sup>†</sup> PLH	CLV	0.4000.4	B. = 2 kO		22	33	
<sup>t</sup> PHL	CLK	Q <sub>A</sub> ' or Q <sub>H</sub> '	$R_L = 2 k\Omega$ , $C_L = 15 pF$		26	39	ns
<sup>t</sup> PHL	CLR	QA' or QH'	7		27	40	ns
<sup>t</sup> PLH		QA thru QH			17	25	
<sup>t</sup> PHL	CLK	da illia dh	$R_1 = 665 \Omega$ , $C_1 = 45 pF$		26	39	ns
<sup>t</sup> PHL	CLR	QA thru QH	11 - 003 32, GE = 43 pr		26	40	ns
<sup>t</sup> PZH	G1, G2	QA thru QH	7		13	21	
<sup>t</sup> PZL	01,02	α <sub>A</sub> tina α <sub>H</sub>			19	30	ns
<sup>t</sup> PHZ	G1, G2	QA thru QH	R <sub>L</sub> = 665 Ω, C <sub>L</sub> = 5 pF		10	20	
<sup>t</sup> PLZ	] . 31, 32	ZA UNO CH			10	15	ns

 $<sup>\</sup>P_{\mathsf{fmax}} \equiv \mathsf{maximum} \; \mathsf{clock} \; \mathsf{frequency}$ 



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>§</sup>Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

tplH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output

 $t_{PZH} = output$  enable time to high level


 $t_{PZL} \equiv output$  enable time to low level


tpHZ ≡ output disable time from high level

 $t_{PLZ} \equiv output disable time from low level$ 

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times, Load circuits and voltage waveforms are shown in Section 1.

#### schematics of inputs and outputs





### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Off-state output voltage
Operating free-air temperature range: SN54S299 (See Note 1)55°C to 125°C
SN74S299 0 °C to 70 °C
Storage temperature range65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			N54S29	9		N74S29	9	
		MIN	NOM	MAX	MIN	NOM	MAX	TINU
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	Q <sub>A</sub> thru Q <sub>H</sub>			-2			-6.5	
riigii-lever output current, 10H	QA' or QH'			-0.5			-0.5	mA
Low-level output current, IOL	Q <sub>A</sub> thru Q <sub>H</sub>			20			20	mA
	QA' or QH'			6			6	I IIIA
Clock frequency, fclock		0		50	0		50	MHz
Width of clock pulse, tw(clock)	Clock high	10			10			
	Clock low	10			10			ns
Width of clear pulse, tw(clear)	Clear low	10			10			ns
	Select	15↑			15↑			
Setup time, t <sub>SU</sub>	High-level data <sup>‡</sup>	7↑			7↑			
Setup time, tsu	Low-level data <sup>‡</sup>	5↑			5↑			ns
	Clear inactive-state	10↑			101			
Hold time, th	Select	5↑			51			
Tiold time, th	Data <sup>‡</sup>	5↑			5↑			ns
Operating free-air temperature, TA		-55		125	0		70	°C

<sup>&</sup>lt;sup>‡</sup> Data includes the two serial inputs and the eight input/output data lines.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2	V
VOH	High-level output voltage	QA thru QH	VCC = MIN,	V <sub>IH</sub> = 2 V,	2.4	3.2		
*On		QA' or QH'	V1L = 0.8 V,	IOH = MAX	2.7	3.4		٧
VOL	Low-level output voltage		VCC = MIN,	V <sub>IH</sub> = 2 V,				
- 01			V <sub>IL</sub> = 0.8 V,	IOL = MAX			0.5	٧
lozh	Off-state output current,	QA thru QH	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,				
-0211	high-level voltage applied	ag mru ag	V <sub>O</sub> = 2.4 V				100	μА
IOZL	Off-state output current,	0 1 1	VCC = MAX,	V <sub>IH</sub> = 2 V,			-	
-02L	low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>O</sub> = 0.5 V				-250	μА
4	Input current at maximum input voltage		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V		<del></del>	1	mA
Ήн	High-level input current	A thru H, SO, S1					100	IIIA
-111		Any other	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			50	μА
		CLK or CLR					-2	mA
HL	Low-level input current	S0, S1	VCC = MAX,	V <sub>I</sub> = 0.5 V			-500	μΑ
		Any other		· ·			-250	μА
los	Short-circuit output current§	Q <sub>A</sub> thru Q <sub>H</sub>			-40	1	-100	
-03	Short shi suit output culterity	QA' or QH'	V <sub>CC</sub> = MAX	ľ	-20		-100	mA
lcc	Supply current		V <sub>CC</sub> = MAX			140	225	mA

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	50	70	· · · · · · · · · · · · · · · · · · ·	MHz
<sup>t</sup> PLH	CLK	0.4050.4	D 110 C - 15 - 5		12	20	
<sup>t</sup> PHL		Q <sub>A</sub> ' or Q <sub>H</sub> '	$R_L = 1 k\Omega$ , $C_L = 15 pF$		13	20	ns
<sup>t</sup> PHL	CLR	QA' or QH'			14	21	ns
<sup>t</sup> PLH	CLK	0.450			15	21	
<sup>t</sup> PHL		QA thru QH			15	21	ns
<sup>t</sup> PHL	CLR	QA thru QH	$R_{L} = 280 \Omega$ , $C_{L} = 45 pF$		16	24	ns
<sup>t</sup> PZH	Ğ1, Ğ2	0 11 0	-		10	18	
<sup>t</sup> PZL	01,02	QA thru QH			12	18	ns
<sup>t</sup> PHZ	G1, G2	0 11 0	$R_1 = 280 \Omega$ , $C_1 = 5 pF$	+	7	12	<del> </del>
<sup>t</sup> PLZ	01, 02	• QA thru QH			7	12	ns

NOTE 2: For testing  $f_{\text{max}}$ , all outputs are loaded simultaneously, each with  $C_L$  and  $R_L$  as specified for the propagation times. Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ} \text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

<sup>¶</sup>f<sub>max</sub> = maximum clock frequency t<sub>PLH</sub> = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level

tpHZ = output disable time from high level

tpLZ = output disable time from low level

5-Sep-2011

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
78024012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
7802401RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
7802401RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
7802401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
7802401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	Call TI	
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	
SN54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74S299DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	
SN74S299DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	
SN74S299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	
SN74S299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	
SN74S299N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	
SN74S299N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	





www.ti.com 5-Sep-2011

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
SN74S299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	
SN74S299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI	
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type	
SNJ54S299FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	
SNJ54S299FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI	
SNJ54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	
SNJ54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI	
SNJ54S299W	OBSOLETE	CFP	W	20		TBD	Call TI	Call TI	
SNJ54S299W	OBSOLETE	CFP	W	20		TBD	Call TI	Call TI	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## PACKAGE OPTION ADDENDUM

5-Sep-2011

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS299, SN54S299, SN74LS299, SN74S299:

• Catalog: SN74LS299, SN74S299

Military: SN54LS299, SN54S299

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F20)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within Mil-Std 1835 GDFP2-F20



# FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### Products Applications

Audio www.ti.com/audio Communications and Telecom www.ti.com/communications **Amplifiers** amplifier.ti.com Computers and Peripherals www.ti.com/computers dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps **Data Converters DLP® Products** www.dlp.com **Energy and Lighting** www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security

Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Wireless Connctivity www.ti.com/wirelessconnectivity

TI E2E Community Home Page e2e.ti.com