

# SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128A - JULY 2002 - REVISED APRIL 2008

- Qualified for Automotive Applications
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Low-Voltage Differential 50-Ω Line Drivers and Receivers
- Signaling Rates up to 500 Mbps
- Bus-Terminal ESD Exceeds 12 kV
- Operates From a Single 3.3 V Supply
- Low-Voltage Differential Signaling With Typical Output Voltages of 340 mV With a 50-Ω Load
- Valid Output With as Little as 50-mV Input Voltage Difference
- Propagation Delay Times
  - Driver: 1.7 ns TypReceiver: 3.7 ns Typ
- Power Dissipation at 200 MHz
  - Driver: 50 mW TypicalReceiver: 60 mW Typical
- LVTTL Input Levels Are 5 V Tolerant
- Driver Is High Impedance When Disabled or With V<sub>CC</sub> < 1.5 V</li>
- Receiver Has Open-Circuit Fail Safe





#### description

The SN65LVDM050, and SN65LVDM051 are differential line drivers and receivers that use low-voltage differential signaling (LVDS) to achieve signaling rates as high as 500 Mbps (per TIA/EIA-644 definition). These circuits are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts, except that the output current of the drivers is doubled. This modification provides a minimum differential output voltage magnitude of 247 mV across a 50- $\Omega$  load simulating two transmission lines in parallel. This allows having data buses with more than one driver or with two line termination resistors. The receivers detect a voltage difference of 50 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of these devices and signaling techniques is point-to-point and multipoint, baseband data transmission over a controlled impedance media of approximately  $100 \Omega$  of characteristic impedance. The transmission media may be printed-circuit board traces, backplanes, or cables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SGLS128A - JULY 2002 - REVISED APRIL 2008

#### description (continued)

The SN65LVDM050Q and SN65LVDM051Q are characterized for operation from -40°C to 125°C. Additionally, Q1 suffixed parts are qualified in accordance with AEC-Q100 stress test qualification for integrated circuits.

#### **AVAILABLE OPTIONS**<sup>†</sup>

	PACKAGE <sup>‡</sup>
TA	SMALL OUTLINE (D)
4000 1- 40500	SN65LVDM050QDQ1
-40°C to 125°C	SN65LVDM051QDQ1

<sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

#### NOTE:

The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other application-specific characteristics.

#### **Function Tables**

#### SN65LVDM050 and SN65LVDM051 RECEIVER

INPUTS	OUTPUT	
$V_{ID} = V_A - V_B$	RE	R
V <sub>ID</sub> ≥ 50 mV	L	Н
-50 MV < V <sub>ID</sub> < 50 mV	L	?
$V_{ID} \le -50 \text{ mV}$	L	L
Open	L	Н
X	Н	Z

H = high level, L = low level, Z = high impedance, X = don't care

#### **Function Tables (Continued)**

#### SN65LVDM050 and SN65LVDM051 DRIVER


INPU	JTS	OUTPUTS			
D	DE	Υ	Z		
L	Н	L	Н		
Н	Н	Н	L		
Open	Н	L	Н		
Х	L	Z	Z		

 $\overline{H}$  = high level, L = low level, Z = high impedance, X = don't care



<sup>‡</sup>Package drawings, thermal data, and symbolization are available http://www.ti.com/packaging.

#### equivalent input and output schematic diagrams



#### SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128A - JULY 2002 - REVISED APRIL 2008

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage range (D, R, DE, RE) ..... –0.5 V to 6 V Voltage range (Y, Z, A, and B) ..... –0.5 V to 4 V Electrostatic discharge: Y, Z, A, B, and GND (see Note 2) ...... CLass 3, A:12 kV, B:600 V Continuous power dissipation ...... see dissipation rating table Storage temperature range ......-65°C to 150°C 

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C‡	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D(8)	635 mW	5.1 mW/°C	330 mW	_
D(14)	987 mW	7.9 mW/°C	513 mW	_
D(16)	1110 mW	8.9 mW/°C	577 mW	223 mW
DGK	424 mW	3.4 mW/°C	220 mW	_
PW (14)	736 mW	5.9 mW/°C	383 mW	_
PW (16)	839 mW	6.7 mW/°C	437 mW	_

<sup>‡</sup>This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Magnitude of differential input voltage,  VID	0.1		0.6	V
Common-mode input voltage, V <sub>IC</sub> (see Figure 6)	$\frac{ V_{ D} }{2}$	2	$2.4 - \frac{ V_{ID} }{2}$	V
			V <sub>CC</sub> -0.8	
Operating free-air temperature, T <sub>A</sub>	-40		125	°C

#### device electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMET	ΓER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT							
			Drivers and receivers enabled, no receiver loads, driver R $_L$ = 50 $\Omega$		19	27								
		upply current SN65LVDM050 Drivers enabled, receivers disabled, $R_L = 50 \Omega$ Drivers disabled, receivers enabled, no loads Disabled  SN65LVDM051 Drivers enabled, no receiver loads, driver $R_L = 50 \Omega$	SN65LVDM050 Drivers enabled, receivers disabled, $R_L = 50 \Omega$			16	24	mA						
Icc	Supply current		ny darront			1			Drivers disabled, receivers enabled, no loads			4	6	
				Disabled		0.5	1							
			Drivers enabled, no receiver loads, driver $R_L = 50 \Omega$		19	27	mA							
	SINOSEV DIVIOST	Drivers disabled, No loads		4	6	IIIA								

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3 V supply.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> Tested in accordance with MIL-STD-883C Method 3015.7.

# SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128A - JULY 2002 - REVISED APRIL 2008

#### driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	<b>D</b> 50.0	247	340	454		
Δ V <sub>OD</sub>	Change in differential output voltage magnitude betwee states	een logic	$R_L$ = 50 Ω, See Figure 1 and Figure 2	-50		50	mV
Voc(ss)	Steady-state common-mode output voltage			1.125	1.2	1.375	V
$\Delta$ VOC(SS)	Change in steady-state common-mode output voltage blogic states	See Figure 3	-50		50	mV	
VOC(PP)	Peak-to-peak common-mode output voltage	ak-to-peak common-mode output voltage					mV
1	High lovel input autrent	DE			-0.5	-20	^
lіН	High-level input current	D	V <sub>IH</sub> = 5 V		2	20	μΑ
1	Low lovel input current		\/ <sub>11</sub> = 0.8 \/		-0.5	-10	
IIL .	Low-level input current	D	V <sub>IL</sub> = 0.8 V		2	10	μΑ
	Chart aireuit autaut aurrent		$V_{OY}$ or $V_{OZ} = 0 V$		7	10	A
los	Short-circuit output current	$V_{OD} = 0 V$		7	10	mA	
	Litab immediance cutout summed		V <sub>OD</sub> = 600 mV			±1	^
IOZ High-impedance output current			VO = 0 V  or  VCC			±1	μΑ
IO(OFF)	Power-off output current		$V_{CC} = 0 \text{ V}, V_{O} = 3.6 \text{ V}$			±1.5	μΑ
C <sub>IN</sub>	Input capacitance	•			3		pF

# receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold	One Figure 4 and Table 4			50	>/
$V_{IT-}$	Negative-going differential input voltage threshold	See Figure 4 and Table 1	-50			mV
Vон	High-level output voltage	$I_{OH} = -8 \text{ mA}$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 8 mA			0.4	V
	Innut ourrest (A or B innuts)	V <sub>I</sub> = 0	-2	-11	-20	^
11	Input current (A or B inputs)	V <sub>I</sub> = 2.4 V	-1.2	-3		μΑ
I <sub>I</sub> (OFF)	Power-off input current (A or B inputs)	VCC = 0			±20	μΑ
lіН	High-level input current (enables)	V <sub>IH</sub> = 5 V			10	μΑ
I <sub>IL</sub>	Low-level input current (enables)	V <sub>IL</sub> = 0.8 V			10	μΑ
I <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 or 5 V			±10	μΑ
Cl	Input capacitance			5		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

#### SN65LVDM050-Q1, SN65LVDM051-Q1 HIGH-SPEED DIFFERENTIAL LINE DRIVERS AND RECEIVERS

SGLS128A - JULY 2002 - REVISED APRIL 2008

# driver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			1.7	3	ns
tPHL	Propagation delay time, high-to-low-level output			1.7	3	ns
t <sub>r</sub>	Differential output signal rise time	$R_L = 50\Omega$ ,		0.6	1.2	ns
tf	Differential output signal fall time	C <sub>L</sub> = 10 pF,		0.6	1.2	ns
tsk(p)	Pulse skew ( tpHL - tpLH )	See Figure 5		750		ps
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>‡</sup>			100		ps
tsk(pp)	Part-to-part skew§				1	ns
<sup>t</sup> PZH	Propagation delay time, high-impedance-to-high-level output			6	10	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	0 5		6	10	ns
tPHZ	Propagation delay time, high-level-to-high-impedance output	See Figure 6		4	10	ns
tPLZ	Propagation delay time, low-level-to-high-impedance output			5	10	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

## receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			3.7	4.5	ns
tPHL	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 10 pF, See Figure 7		3.7	4.5	ns
t <sub>sk(p)</sub>	Pulse skew ( tpHL - tpLH )	Occ riguic r		0.1		ns
tsk(o)	Channel-to-channel output skew			0.2		ns
tsk(pp)	Part-to-part skew <sup>‡</sup>				1	ns
t <sub>r</sub>	Output signal rise time	C <sub>L</sub> = 10 pF,		0.7	1.5	ns
t <sub>f</sub>	Output signal fall time	See Figure 7		0.9	1.5	ns
<sup>t</sup> PZH	Propagation delay time, high-level-to-high-impedance output			2.5		ns
tPZL	Propagation delay time, low-level-to-low-impedance output	0 5: 0		2.5		ns
tPHZ	Propagation delay time, high-impedance-to-high-level output	See Figure 8		7		ns
tPLZ	Propagation delay time, low-impedance-to-high-level output			4		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at 25°C and with a 3.3-V supply.

 $<sup>\</sup>ddagger$   $t_{sk(0)}$  is the maximum delay time difference between drivers on the same device.

<sup>§</sup> tak(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

<sup>‡</sup>t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

#### driver





Figure 1. Driver Voltage and Current Definitions




NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_T$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal

SGLS128A - JULY 2002 - REVISED APRIL 2008

#### PARAMETER MEASUREMENT INFORMATION

#### driver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3 dB bandwidth of at least 300 MHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



SGLS128A - JULY 2002 - REVISED APRIL 2008

#### PARAMETER MEASUREMENT INFORMATION

#### receiver




Figure 4. Receiver Voltage Definitions

**Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages** 

	VOLTAGES (V)	RESULTING COMMON- MODE INPUT VOLTAGE (V)	
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>
1.225	1.175	50	1.2
1.175	1.225	-50	1.2
2.375	2.325	50	2.35
2.325	2.375	-50	2.35
0.05	0	50	0.05
0	0.05	-50	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3

#### driver






Figure 5. Timing Test Circuit






NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns .  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 6. Enable and Disable Time Circuit and Definitions


#### receiver



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 7. Timing Test Circuit and Waveforms

#### receiver (continued)



NOTE A: All input pulses are supplied by a generator having the following characteristics:  $t_f$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns. C<sub>L</sub> includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.




Figure 8. Enable/Disable Time Test Circuit and Waveforms



#### **TYPICAL CHARACTERISTICS**

### COMMON-MODE INPUT VOLTAGE vs SUPPLY VOLTAGE







Figure 9





DRIVER HIGH-LEVEL OUTPUT VOLTAGE **HIGH-LEVEL OUTPUT CURRENT** 3.5 V<sub>CC</sub> = 3.3 V T<sub>A</sub> = 25°C 3 V<sub>OH</sub>- High-Level Output Voltage - V 2.5 2 1.5 1 .5 0 -2 -4 -6 -8 IOH - High-Level Output Current - mA Figure 11

#### TYPICAL CHARACTERISTICS









#### **TYPICAL CHARACTERISTICS**

# RECEIVER HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 16

## RECEIVER LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME




Figure 17

#### APPLICATION INFORMATION

The devices are generally used as building blocks for high-speed point-to-point data transmission. Ground differences are less than 1 V with a low common-mode output and balanced interface for very low noise emissions. Devices can interoperate with RS-422, PECL, and IEEE-P1596. Drivers/receivers maintain ECL speeds without the power and dual supply requirements.




Figure 18. Data Transmission Distance Versus Rate

SGLS128A - JULY 2002 - REVISED APRIL 2008

#### **APPLICATION INFORMATION**

#### fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between –50 mV and 50 mV and within its recommended input common-mode voltage range. Tl's LVDS receiver is different, however, in how it handles the open-input circuit situation.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors as shown in Figure 18. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.




Figure 19. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 50-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.





www.ti.com 24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
SN65LVDM050QDG4Q1	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM050Q	Samples
SN65LVDM050QDQ1	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM050Q	Samples
SN65LVDM050QDRG4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM050Q	Samples
SN65LVDM050QDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM050Q	Samples
SN65LVDM051QDG4Q1	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM051Q	Samples
SN65LVDM051QDQ1	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM051Q	Samples
SN65LVDM051QDRG4Q1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM051Q	Samples
SN65LVDM051QDRQ1	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVDM051Q	Samples
SN65LVDM051QPWQ1	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125		
SN65LVDM051QPWRQ1	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 125		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



#### PACKAGE OPTION ADDENDUM

24-Jan-2013

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65LVDM050-Q1, SN65LVDM051-Q1:

Catalog: SN65LVDM050, SN65LVDM051


NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

#### PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013


#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficults are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDM050QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDM051QDRG4Q1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDM051QDRQ1	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 14-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)		
SN65LVDM050QDRQ1	SOIC	D	16	2500	367.0	367.0	38.0		
SN65LVDM051QDRG4Q1	SOIC	D	16	2500	367.0	367.0	38.0		
SN65LVDM051QDRQ1	SOIC	D	16	2500	367.0	367.0	38.0		

#### D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>