# TYPES SN54110, SN74110 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

REVISED DECEMBER 1983


- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and

### description

The SN54110 and SN74110 are d-c coupled, variableskew, J-K flips-flops which utilize TTL circuitry to obtain 25-MHz performance typically. They are termed "variable-skew" because they allow the maximum clock skew in a system to be a direct function of the clock pulse width. The J and K inputs are enabled only during a short period (20 nanoseconds maximum setup time plus 5 nanoseconds maximum hold time) on the rising edge of the clock pulse. After this, inputs may be changed while the clock is the at high level without affecting the state of the master. On the threshold level of the falling edge of the clock pulse, the data stored in the master during the rising edge will be transferred to the output. The effective allowable clock skew then is minimum propagation delay time minus hold time, plus clock pulse width. This means that the system designer can set the maximum allowable clock skew needed by varying the clock pulse width. Thus system design is made easier and the requirements for sophisticated clock distribution systems are minimized or, in some cases, entirely eliminated. These flip-flops have an additional feature - the synchronous input has reduced sensitivity to data change while the clock is high because the data need be present for only a short period of time and the system's susceptability to noise is thereby effectively reduced.


The SN54110/SN74110 has the same functional advantage as the SN5472/SN7472 in that three-input AND logic is provided for both the J and K data functions. Preset and clear inputs, which are completely independent of the state of the clock, are also provided. The SN54110 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74110 is characterized for operation from 0°C to 70°C.

SN54110 ... J OR W PACKAGE SN74110 ... J OR N PACKAGE (TOP VIEW)



NC ~ No internal connection

## logic symbol



Pin numbers shown are for J and N packages

### positive logic

J = J1 · J2 · J3

K = K1 · K2 · K3

## **FUNCTION TABLE**

Ĺ	INP	OUTPUTS				
PRE	CLR	CLK	J	К	Q	Q
L	Н	Х	х	X	Н	L
н	L	х	х	X	L	Н
L	L	×	х	X	Ht	Ht
н	Н	л	L	L	<b>α</b> 0	$\bar{\mathbf{Q}}_{0}$
Н	Н	v	Н	L	н	Ł
Н	Н	√	L	н	L	н
н	Н	J	Н	Н	TOG	SLE

<sup>&</sup>lt;sup>†</sup> This configuration is non-stable; that is, it will not persist when preset or clear return to their inactive (high) level.


PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.



3-438

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

# TYPES SN54110, SN74110 AND-GATED J-K MASTER- SLAVE FLIP-FLOPS WITH DATA LOCKOUT





------

NOTE 1: Voltage values are with respect to network ground terminal.

# TYPES SN54110, SN74110 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH DATA LOCKOUT

## recommended operating conditions

				SN54110			SN74110		
			MIN	NOM	MAX	MIN	IN NOM MAX		UNIT
V <sub>CC</sub>	Supply voltage			5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			8.0	V
ЮН	High-level output current				8.0 -			- 0.8	mA
lOL	Low-level output current				16			16	mA
		CLK high or low	25			25			
t <sub>w</sub>	Pulse duration	PRE or CLR low	25 25				ns		
t <sub>su</sub>	Input setup time before CLK ↑		20			20			ns
th	Input hold time-data after CLK 1		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	1	EST CONDITIO	NS <sup>†</sup>	MIN	SN5411			0 MAX	UNIT	
VIK		V <sub>CC</sub> = MIN,	l <sub> </sub> = − 12 mA		1		- 1.5			- 1.5	V
VOH		V <sub>CC</sub> = MIN, t <sub>OH</sub> = 0.8 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	2.4	3.4		2.4	3.4		٧
V <sub>OL</sub>		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 16 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,		0.2	0.4		0.2	0.4	V
ų		VCC = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
	J, K or CLK	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V				40			40	1	
ΉН	CLR or PRE		V <sub>1</sub> = 2.4 V	160			1		160	μА	
	PRE						160			160	1
	J, K or CLK						- 1.6			<b>– 1.6</b>	
ηL	CLR*	V <sub>CC</sub> = MAX,	$V_{  } = 0.4 \text{ V}$	.4 V			- 3.2			- 3.2	mA
	PRE*						- 3.2			- 3.2	1
los §	•	V <sub>CC</sub> = MAX			- 20		- 57	- 18		- 57	mA
l <sub>CC</sub>		V <sub>CC</sub> = MAX,	See Note 2			20	34	1	20	34	mA

- † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

  ‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C.

  § Not more than one output should be shorted at a time.

  ‡ Clear is tested with preset high and preset is tested with clear high.

  NOTE 2: With all outputs open, I<sub>CC</sub> is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is at 4.5 V.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	MIN	ТҮР	MAX	UNIT	
f <sub>max</sub>					20	25		MHz
†PLH	PRE or CLR	Q or Q				12	20	ns
<sup>t</sup> PHL			$R_L = 400 \Omega$ ,	$C_L = 15 pF$		18	25	ns
<sup>t</sup> PLH	CLK	Q or Q	•			20	30	ns
tPHL						13	20	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

