SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS OCTOBER 1976 - REVISED MARCH 1988

'160, '161, 'LS160A, 'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR '162, '163, 'LS162A, 'LS163A, 'S162, 'S163 . . . FULLY SYNCHRONOUS COUNTERS

- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading ٠
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

		TYPICAL		
	TYPICAL PROPAGATION	MAXIMUM	TYPICAL	
TYPE	TIME, CLOCK TO	CLOCK	POWER	
	Ω Ουτρυτ	FREQUENCY	DISSIPATION	
'160 thru '163	14 ns	32 MHz	305 mW	
'LS162A thru 'LS163A	14 ns	32 MHz	93 mW	
'S162 and 'S163	9 ns	70 MHz	475 mW	-

description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160,'162,'LS160A,'LS162A, and 'S162 are decade counters and the '161,'163,'LS161A,'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.

SERIES 54', 54LS' 54S' . . . J OR W PACKAGE SERIES 74' . . . N PACKAGE SERIES 74LS', 74S'... D OR N PACKAGE (TOP VIEW)

CLR 1	
CLK 🛛 2	15 🗍 RCO
A [3	14 🗋 QA
В 🗍 4	13 🗋 🛛 🖓 🛛
С 🗌 5	12 0C
D 🗌 6	11 🗋 OD
ENP 🗍 7	10 🗋 ENT
GND 🛛 8	9 LOAD

NC-No internal connection

SERIES 54LS', 54S' . . . FK PACKAGE



2

TTL Devices

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161,'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162,'163,'LS162A,'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2-493

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**

(15) RCO

QA

QB

Ωc

 Ω_D

(15) RCO

 $\mathbf{O}_{\mathbf{A}}$

QB

QD

(14)

(13)

(12) QC

(11)

(14)

(13)

(12)

(11)

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.

'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.







QΑ

 $^{\dagger} \text{These}$ symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

[1]

[2]

[4]

[8]

∃3CT=9

Pin numbers shown are for D, J, N, and W packages.

M2

G3

G4

1,5D

C5/2.3.4

(10)

(7)

(2)

(3)

в (4)

c (5)

D (6)

ENT

ENP

CLK

Α





DOST DEELCE BOY REEDID . DALLAS TEYAS 75265

SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**

logic symbols (continued)[†]









'LS162A, 'S162 CTRDIV 10 (1) CLR 5CT=0 (9) LOAD М1 (15) RCO M2 (10) 3CT = 9 ENT G3 ENP (7) G4 (2) CLK C5/2,3,4+ A (3) (14) 1,5D [1] ٥A $\begin{array}{c}
 A \\
 B \\
 C \\
 C \\
 \hline
 (5) \\
 \hline
 (6) \\
 \end{array}$ (13) QB [2] (12) (11) QC (11) QD [4] (8)

 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and

Pin numbers shown are for D, J, N, and W packages.

IEC Publication 617-12.





2-495

SN54160, SN54162, SN74160, SN74162 Synchronous 4-bit counters

logic diagram (positive logic)

2 TTL Devices



SN54162, SN74162 synchronous decade counters are similar; however the clear is synchronous as shown for the SN54163, SN74163 binary counters at right.

SN54160, SN74160 SYNCHRONOUS DECADE COUNTERS



SN54161, SN54163, SN74161, SN74163 SYNCHRONOUS 4-BIT COUNTERS

TTL Devices

.

logic diagram (positive logic)



SN54161, SN74161 synchronous binary counters are similar; however, the clear is asynchronous as shown for the SN54160, SN74160 decade counters at left.

SN54163, SN74163 SYNCHRONOUS BINARY COUNTERS



SN54LS160A, SN54LS162A, SN74LS160A, SN74LS162A Synchronous 4-bit counters

logic diagram (positive logic)

SN54LS160A, SN74LS160A SYNCHRONOUS DECADE COUNTERS

SN54LS162A, SN74LS162A synchronous decade counters are similar; however the clear is synchronous as shown for the SN54LS163A, SN74LS163A binary counters at right. 1







SN54LS161A, SN54LS163A, SN74LS161A, SN74LS163A SYNCHRONOUS 4-BIT COUNTERS









SN54S162, SN74S162 Synchronous 4-bit counters

logic diagram (positive logic)

2 TTL Devices





SN54S163, SN74S163 Synchronous 4-bit counters

logic diagram (positive logic)







SN54160, SN54162, SN54LS160A, SN54LS162A, SN54S162, SN74160, SN74162, SN74LS160A, SN74LS162A, SN74S162 SYNCHRONOUS 4-BIT COUNTERS

MPUGRAPH OR EQUIVA

1





2-502 مىنىچ

SN54161, SN54163, SN54LS161A, SN54LS163A, SN54S163, SN74161, SN74163, SN74LS161A, SN74LS163A, SN74S163 Synchronous 4-bit counters

'161, 'LS161A, '163, 'LS163A, 'S163 BINARY COUNTERS

typical clear, preset, count, and inhibit sequences





- 2. Preset to binary twelve
- 3. Count to thirteen, fourteen fifteen, zero, one, and two







POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54160 THRU SN54163, SN74160 THRU SN74163 SYNCHRONOUS 4-BIT COUNTERS



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)					 									-			7 V
Input voltage					 												5.5 V
Interemitter voltage (see Note 2)					 												5.5 V
Operating free-air temperature range:																	
,	SN74	' Circ	uits		 									()°C	c to	₀ 70°C
Storage temperature range													-6	35°	°C	to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T.

recommended operating conditions

				60, SN54161 SN74160, SN74161 62, SN54163 SN74162, SN74163				
		MIN	NOM				MAX	
Supply voltage, V _{CC}	4	4.5	5	5.5	4.75	5	5.25	v
High-level output current, IOH			-	-800			-800	μA
Low-level output current, IQL				16			16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock pulse, tw(clock)		25			25			ns
Width of clear pulse, tw(clear)	-	20			20			ns
	Data inputs A, B, C, D	20			20			
Satura time to (see Siguraa 1 and 2)	ENP	20			20			
Setup time, t _{su} (see Figures 1 and 2)	LOAD	25			25			ns
	CLR [†]	20			20			
Hold time at any input, th		0			0			ns

	_	-		110	
Operating free-air temperature, TA	-55 125	0	70	°C	

 † This applies only for '162 and '163, which have synchronous clear inputs.



SN54160 THRU SN54163, SN74160 THRU SN74163 **SYNCHRONOUS 4-BIT COUNTERS**

TTL Devices

L.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

_

_ ____

	PAR	AMETER	TEST CONDITIONS [†]		160, SN 162, SN		SN 74 SN 74	UNIT		
				MIN	ΤΥΡ ‡	MAX	MIN	TYP‡	MAX	
VIН	High-level input	voltage		2			2			v
VIL	Low-level input	voltage				0.8			0.8	v
VIK	Input clamp vol	tage	$\overline{V_{CC}} = MIN$, $I_I = -12 \text{ mA}$			1.5			-1.5	V
Vон	High-level outpu	t voltage	$V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = 0.8 V, I_{OH} =800 \mu A$	2.4	3.4		2.4	3.4		v
Vol	Low-level outpu	t voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v
1	Input current at	maximum input voltage	$V_{CC} = MAX, V_I = 5.5 V$			1			1	mA
1	High-level	CLK or ENT				80			80	
ЧН	input current	Other inputs	- V _{CC} = MAX, V _I = 2.4 V			40			40	μA
	Low-level	CLK or ENT				-3.2			-3.2	
ΠĽ	input current	Other inputs	$-$ V _{CC} = MAX, V _I = $\overline{0.4}$ \overline{V}			-1.6			-1.6	mA
los	Short-circuit out	tput current§	V _{CC} = MAX	-20		-57	-18		-57	mA
Іссн	Supply current,	all outputs high	V _{CC} = MAX, See Note 3		59	85		59	94	mA
ICCL	Supply current,	all outputs low	V _{CC} = MAX, See Note 4		63	91		63	101	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. [§]Not more than one output should be shorted at a time. NOTES: 3. I_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open. 4. I_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, VCC = 5 V, TA = $25^{\circ}C$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max}				25	32		MHz
^t PLH	- CLK	500			23	35	ns
TPHL		RCO			23	35	. 113
^t PLH	CLK	Any	$\overline{C}_{L} = 15 \mathrm{pF},$		13	20	ns
tPHL	(LOAD input high)	Q	$R_{L} = 400 \Omega,$		15	23	
^t PLH	CLK	Any	See Figures 1 and 2		17	25	ns
tPHL	(LOAD input low)	Q	and Note 5		19	29	
^t PLH	ENT	RCO			11	16	
^t PHL	ENT	RCU			11	16	ns
^t PHL	CLR	Any Q	7		26	38	ns

If max = Maximum clock frequency tp_{LH} = propagation delay time, low-to-high-level output tp_{HL} = propagation delay time, high-to-low-level output NOTE 5: Propagation delay for clearing is measured from the clear input for the '160 and '161 or from the clock input transition for the '162 and '163.



SN54LS160A THRU SN54LS163A, SN74LS160A THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS MPUGRAPHIC TY

schematics of inputs and outputs





OR FOIIVI

TTL Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 7)	. <i>. .</i> .		 						
Input voltage									
Operating free-air temperature range:									
	SN74LS' Circuits		 						0°C to 70°C
Storage temperature range			 	• •		•			-65 °C to 150 °C

NOTE 7: Voltage values are with respect to network ground terminal.

recommended	operating	conditions

				SN54LS	š'		SN74LS	ř	
			MIN	NOM	MAX	MIN	NOM	МАХ	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
юн	High-level output current	· ·			-400			- 400	μA
- IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		25	0		25	MHz
tw(clock)	Width of clock pulse		25			25			ns
tw(clear)	Width of clear pulse		20			20			ns
		Data inputs A, B, C, D	20			20			
		ENP or ENT	20			20			
	Setup time, (see Figures 1 and 2)	LOAD	20			20			
tsu	Setup time, (see Figures 1 and 2)	LOAD inactive state	20			20			ns
			20			_20			
		CLR inactive state	25			25			
^t h	Hold time at any input		3			3			ns
т _А	Operating free-air temperature		- 55		125	0		70	°C

[†] This applies only for 'LS162 and 'LS163, which have synchronous clear inputs.



SN54LS160A	THRU	SN54LS163A,	SN74LS160A	THRU	SN74LS163A
			SYNCHRONO	JS 4-B	IT COUNTERS

TTL Devices

	P • P		TEST CON	DITIONET		SN54LS	·		SN74LS	ř –	UNIT
	PARA	AMETER	TESTCON	DITIONS	MIN	TYP‡	МАХ	MIN	түр‡	MAX	
VIH	High-level input v	oltage			2			2			V
VIL	Low-level input ve	oltage					0,7			0.8	V
VIK	Input clamp volta	ge	V _{CC} = MIN,	l₁ = −18 mA			-1.5			-1.5	V
∨он	High-level output	voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} =400 μA	2.5	3.4		2.7	3.4		v
Voi	Low-level output	voltage	V _{CC} = MIN, V _{IH} = 2 V,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level output		$V_{1L} = V_{1L} \max I_{OL} = 8 \text{ mA}$						0.35	0.5	
	Input current	Data or ENP	L				0.1			0.1	
lı	at maximum	LOAD, CLK, or ENT	V _{CC} = MAX, V _I =	$V_1 = 7 V$			0,2			0.2	mA
.,	input voltage	CLR ('LS160A, 'LS161A)		•1= , •			0.1			0.1	'''^
	input voltage	CLR ('LS162A, 'LS163A)					0.2			0.2	
		Data or ENP					20			20	
ιн	High-level	LOAD, CLK, or ENT	V _{CC} = MAX,	$V_{1} = 2.7 V$			40			40	μA
чн	input current	CLR ('LS160A, 'LS161A)		vi - 2.7 v			20			20] " ົ
		CLR ('LS162A, 'LS163A)		_			40			40	
		Data or ENP					-0.4			-0.4	
1	Low-level	LOAD, CLK, or ENT		$\mathbf{V}_{t} = \mathbf{O} \mathbf{A} \mathbf{V}_{t}$			-0.8			-0.8	mA
ЧL	input current	CLR ('LS160A, 'LS161A)		CC = MAX, VI = 0.4 V		-0.4			-0.4		
		CLR ('LS162A, 'LS163A)		_			-0.8			-0.8	
los	Short-circuit outp	ut current §	V _{CC} = MAX		-20		-100	20		-100	mA
іссн	Supply current, al	l outputs high	V _{CC} = MAX,	See Note 3		18	31		18	31	mA
ICCL	Supply current, al	I outputs low	V _{CC} = MAX,	See Note 4		19	32		19	32	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

^TFor conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} = 5 V, T_A = 25°C. [§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. NOTES: 3. 1_{CCH} is measured with the load input high, then again with the load input low, with all other inputs high and all outputs open. 4. 1_{CCL} is measured with the clock input high, then again with the clock input low, with all other inputs low and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$	switching characteristics,	V _{CC} = 5 V, T _A = 25°C
---	----------------------------	--

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	мах	UNI1
f _{max}				25	32		MHz
tPLH	CLK	RCO	CL = 15 pF, RL = 2 kΩ, See figures 1 and 2 and Note 8		20	35	ns
tP HL		HCO			18	35	113
^t PLH	CLK	Any			13	24	ns
tPHL	(LOAD input high)	Q			18	27	115
^t PLH	CLK	Any			13	24	ns
tPHL	(LOAD input low)	Q			18	27	113
tPLH	EÑT	RCO			9	14	ns
^t PHL		nuu			9	14	113
tPHL	CLR	Any Q			20	28	ns

¶fmax = Maximum clock frequency

tpLH = propagation delay time, low-to-high-level output. tpLL = propagation delay time, high-to-low-level output. NOTE 8: Propagation delay for clearing is measured from the clear input for the 'LS160A and 'LS161A or from the clock transition for the 'LS162A and 'LS163A.



SN54S162, SN54S163, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**



1



Storage temperature range -65° C to 150° C

		SN54S162, SN54S163		SN74S162, SN74S163			UNIT		
		MIN NOM MAX			MIN	NOM	MAX		
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	v	
High-level output current, IOH				-1			-1	mA	
Low-level output current, IOL				20			20	mA	
Clock frequency, fclock		0		40	0		40	MHz	
Width of clock pulse, tw(clock) (high or low)		10			10			ns	
Width of clear pulse, tw(clear)		10			10			ns	
	Data inputs, A, B, C, D	4			4			ns	
	ENP or ENT	12			12				
	LOAD	14			14				
Setup time, t _{su} (see Figure 4)	CLR	14			14				
	LOAD inactive-state	12			12				
	CLR inactive-state	12			12				
Release time, trelease (see Figure 4)	ENP or ENT			4			4	ns	
	Data inputs A, B, C, D	3			3	_			
Hold time, t _h (see Figure 4)	LOAD	0			0		_	ns	
Hold time, t _h (see Figure 4)	CLR	0			0				
Operating free-air temperature, TA (see Note 10)		-55		125	0		70	°C	

recommended operating conditions

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs P and T. 10. An SN54S162 or SN54S163 in the W package operating at free-air temperatures above 91°C requires a heat sink that provides a

thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 26 C/W.



2-508

2

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54S162, SN54S163, SN74S162, SN74S163 Synchronous 4-bit counters

PARAMETER		TEST CONDITIONS [†]		SN54S162 SN54S163			SN74S162 SN74S163			UNIT	
				MIN TYP		MAX	MIN	түр‡	MAX	1	
				2			2			V	
VIL	Low-level input voltage						0.8			0.8	V
VIF	Input clamp voltage		$V_{CC} = MIN,$	l₁ = −18 mA			-1.2			-1.2	v
VOH High-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	2.5	2.4		0.7	3.4		.,		
		V _{IL} = 0.8 V,	I _{OH} = -1 mA	2.5	3.4		2.7	3.4		V	
VOL Low-level output voltage		V _{CC} – MIN,	V _{IH} = 2 V,			0.5			0.5	v	
		VIL = 0.8 V, IOL = 20 mA			0.5				0.5	v	
I Input current at maximum input voltage		V _{CC} = MAX,	VI = 5.5 V			1			1	mA	
THE Fligh-level input current	CLK and data inputs	UTS VCC = MAX, V	<u> </u>			50			50		
	rightever input current	Other inputs		$v_1 = 2.7 v_1$	-10		-200	-10		200	μA
	Low-level input current	ENT				-4			-4		
կլ	Low-level input current	Other inputs	- V _{CC} = MAX, V _I = 0.5 V			2			-2		mA
IOS Short-circuit output current [§]		V _{CC} – MAX		-40		-100	-40		-100	mA	
ICC Supply current		V _{CC} = MAX			95	160		95	160	mĀ	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. <u>*All</u> typical values are at V_{CC} \approx 5 V, T_A \approx 25 °C. <u>*</u>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 V$, $T_{\Delta} = 25^{\circ}C$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	MAX	UNIT
f _{max}			C _L = 15 pF, R _L = 280 Ω, See Figures 1, 3, and 4	40	70		MHz
tPLH	CLK	RCO			14	25	ns
tPHL		heo			17	25	113
tPLH	CLK	Any Q			8	15	ns
тень		Anyo			10	15	
tPLH /		ENT RCO		10	15	ns	
tPHL	ENT				10	15] ‴

¶f_{max} ≣maximum clock frequency

.

tpLH ≡ propagation delay time, low-to-high-level output tpHL ≡ propagation delay time, high-to-low-level output

INIVERS

Bordy Co dy Copy





2-509

.

TTL Devices

SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**



VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, Z_{out} ≈ 50 Ω; for '160 thru '163, t_f ≤ 10 ns, t_f ≤ 10 ns; for 'LS160A thru 'LS163A t_f ≤ 15 ns, t_f ≤ 6 ns; and for 'S162, 'S163, t_f ≤ 2.5 ns, t_f ≤ 2.5 ns. Vary PRR to measure f_{max}.
 B. Outputs Q_D and carry are tested at t_{n+10} for '160, '162, 'LS160A, 'LS162A, and 'S162, and at t_{n+16} for '161, '163, 'LS161A, 'LS163A, and 'S163, where t_n is the bit time when all outputs are low.
 C. For '160 thru '163, 'S162, and 'S163, V_{ref} = 1.5 V; for 'LS160A thru 'LS163A, V_{ref} = 1.3 V.

FIGURE 1-SWITCHING TIMES



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN74160 THRU SN74163, SN74LS160A, THRU SN74LS163A SYNCHRONOUS 4-BIT COUNTERS



NOTES: A. The input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; for '160 thru '163, t_r \leq 10 ns, t_f \leq 10 ns; and for 'LS160A thru 'LS163A, t_r \leq 15 ns, t_f \leq 6 ns.

- B. Enable P and enable T setup times are measured at t_{n+0} . C. For '160 thru '163, $V_{ref} = 1.5 V$; for 'LS160A thru 'LS163A, $V_{ref} = 1.3 V$.

FIGURE 2-SWITCHING TIMES



2-511

SN54S162, SN54S163, SN74S162, SN74S163 **SYNCHRONOUS 4-BIT COUNTERS**





NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, duty

cycle \leq 50%, Z_{out} \approx 50 Ω . B. t_{PLH} and t_{PHL} from enable T input to carry output assume that the counter is at the maximum count (Q_A and Q_D high for 'S162, all Q outputs high for 'S163).





VOLTAGE WAVEFORMS

NOTE A: The input pulses are supplied by generators having the following characteristics: $t_r \le 2.5$ ns, $t_f \le 2.5$ ns, PRR ≤ 1 MHz, duty cycle \leqslant 50%, Z $_{out}$ \approx 50 $\Omega.$



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

TYPICAL APPLICATION DATA

This application demonstrates how the ripple mode carry circuit (Figure 1) and the carry-look-ahead circuit (Figure 2) can be used to implement a high-speed N-bit counter. The '160, '162, 'LS160A, 'LS162A, or 'S162 will count in BCD and the '161, '163, 'LS161A, 'LS163A, or 'S163 will count in binary. When additional stages are added the f_{MAX} decreases in Figure 1, but remains unchanged in Figure 2.



N-BIT SYNCHRONOUS COUNTERS

 $f_{MAX} = 1/(CLK \text{ to RCO } t_{PLH}) + (ENT \text{ to RCO } t_{PLH}) (N-2) + (ENT t_{su})$

FIGURE 1



SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS





IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated