




MOTOROLA

BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

The SN54/74LS168 and SN54/74LS169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The SN54/74LS168 counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54/74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

- Low Power Dissipation 100 mW Typical
- High-Speed Count Frequency 30 MHz Typical
- Fully Synchronous Operation
- Full Carry Lookahead for Easy Cascading
- Single Up/Down Control Input
- Positive Edge-Trigger Operation
- Input Clamp Diodes Limit High-Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)






NOTE:
The Flatpak version
has the same pinouts
(Connection Diagram)
as the Dual In-Line Package.

**SN54/74LS168
SN54/74LS169**

**BCD DECADE/MODULO
16 BINARY SYNCHRONOUS
BI-DIRECTIONAL COUNTERS**

LOW POWER SCHOTTKY



ORDERING INFORMATION

SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXD SOIC

PIN NAMES


LOADING (Note a)

	HIGH	LOW
CEP	Count Enable Parallel (Active LOW) Input	0.5 U.L.
CET	Count Enable Trickle (Active LOW) Input	1.0 U.L.
CP	Clock Pulse (Active positive going edge) Input	0.5 U.L.
PE	Parallel Enable (Active LOW) Input	0.5 U.L.
U/D	Up-Down Count Control Input	0.5 U.L.
P ₀ -P ₃	Parallel Data Inputs	0.5 U.L.
Q ₀ -Q ₃	Flip-Flop Outputs	10 U.L. 5 (2.5) U.L.
TC	Terminal Count (Active LOW) Output	10 U.L. 5 (2.5) U.L.

NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)

Temperature Ranges.




V_{CC} = PIN 16
GND = PIN 8

SN54/74LS168 • SN54/74LS169

STATE DIAGRAMS


**SN54/74LS168
UP/DOWN DECADE COUNTER**



SN54/74LS168

UP: $TC = \overline{Q_0} \cdot Q_3 \cdot \overline{(U/D)}$
DOWN: $TC = Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot \overline{(U/D)}$

SN54/74LS169




SN54/74LS169

UP: $TC = \overline{Q_0} \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \overline{(U/D)}$
DOWN: $TC = Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (U/D)$

LOGIC DIAGRAMS


SN54/74LS168



SN54/74LS168 • SN54/74LS169

LOGIC DIAGRAMS (continued)

SN54/74LS169



GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Typ	Max	Unit
V _{CC}	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T _A	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
I _{OH}	Output Current — High	54, 74			-0.4	mA
I _{OL}	Output Current — Low	54 74			4.0 8.0	mA

SN54/74LS168 • SN54/74LS169

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
V _{IH}	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
V _{IL}	Input LOW Voltage	54		0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74		0.8		
V _{IK}	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54	2.5	3.5	V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
		74	2.7	3.5	V	
V _{OL}	Output LOW Voltage	54, 74		0.25	V	I _{OL} = 4.0 mA
		74		0.35	V	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current <u>Other</u> Inputs CET Input			20 40	μA	V _{CC} = MAX, V _{IN} = 2.7 V
	<u>Other</u> Input CET Input			0.1 0.2	mA	V _{CC} = MAX, V _{IN} = 7.0 V
I _{IL}	Input LOW Current <u>Other</u> Input CET Input			-0.4 -0.8	mA	V _{CC} = MAX, V _{IN} = 0.4 V
I _{OS}	Short Circuit Current (Note 1)	-20		-100	mA	V _{CC} = MAX
I _{CC}	Power Supply Current			34	mA	V _{CC} = MAX

Note 1: Not more than one output should be shorted at one time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION

The SN54/74LS168 and SN54/74LS169 use edge-triggered D-type flip-flops that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.

The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P₀–P₃ inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH. The U/D input then determines the direction of counting.

The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 (9 for the SN54/74LS168) in the COUNT UP mode. The TC output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the SN54/74LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If illegal state occurs, the SN54/74LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended.

MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load (P _n → Q _n)
H	L	L	H	Count Up (increment)
H	L	L	L	Count Down (decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

SN54/74LS168 • SN54/74LS169

AC CHARACTERISTICS ($T_A = 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$)


Symbol	Parameter	Limits			Unit	Test Conditions $V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
		Min	Typ	Max		
f_{MAX}	Maximum Clock Frequency	25	32		MHz	
t_{PLH} t_{PHL}	Propagation Delay, Clock to TC		23 23	35 35	ns	
t_{PLH} t_{PHL}	Propagation Delay, Clock to any Q		13 15	20 23	ns	
t_{PLH} t_{PHL}	Propagation Delay, CET to TC		15 15	20 20	ns	
t_{PLH} t_{PHL}	Propagation Delay, U/D to TC		17 19	25 29	ns	

AC SETUP REQUIREMENTS ($T_A = 25^\circ\text{C}$)


Symbol	Parameter	Limits			Unit	Test Conditions $V_{CC} = 5.0 \text{ V}$
		Min	Typ	Max		
t_W	Clock Pulse Width	25			ns	
t_s	Setup Time, Data or Enable	20			ns	
t_s	Setup Time PE	25			ns	
t_s	Setup Time U/D	30			ns	
t_h	Hold Time Any Input	0			ns	

SN54/74LS168 • SN54/74LS169

AC WAVEFORMS



**Figure 1. Clock to Output Delays,
Count Frequency, and Clock Pulse Width**



**Figure 2. Count Enable Trickle Input
To Terminal Count Output Delays**






Figure 3. Clock to Terminal Delays




**Figure 4. Setup Time (t_s) and Hold (t_h)
for Parallel Data Inputs**



The shaded areas indicate when the input is permitted to change for predictable output performance.

**Figure 5. Setup Time and Hold Time for
Count Enable and Parallel Enable Inputs,
and Up-Down Control Inputs**



**Figure 6. Up-Down Input to
Terminal Count Output Delays**