

Flip Flops, Series 54/74

DM5473/DM7473 (SN5473/SN7473) DM5476/DM7476 (SN5476/SN7476) DM54107/DM74107 (SN54107/SN74107) dual JK master/slave flip flops

general description

The flip flops described herein are TTL (Transistor-Transistor Logic) dual JK Master/Slave flip flops. Asynchronous CLEAR inputs are provided on the DM5473/DM7473 and DM54107/DM74107 flip flops; and PRESET and CLEAR inputs are available on each of the DM5476/DM7476 flip flops. The latter devices are supplied in a 16 pin package. The devices are totally monolithic and designed for use in high speed control and counting applications, where economy is required, and multiple data inputs are not required. These devices meet all of the electrical and mechanical requirements of the equivalent Series 54/74 devices. They feature:

 High Speed of Operation 	25 MHz toggling
 Optimum Power Dissipation 	45 mW/ff
High Noise Immunity	1V
Guaranteed Clock Skew	15 ns

The devices also feature a special clock line clamp to reduce ringing and prevent false clocking. In addition, the usual speed-power efficiency and high output drive-capability normally gained with TTL circuits are retained.

schematic and connection diagrams



truth table

(Each Flip Flop)						
t _n		t _{n+1}				
L	к	Q				
0	0	Q _n				
0	1	0				
1	0	1				
1	1	ā,				

t_n = bit time before clock pulse.

 t_{n+1} = bit time after clock pulse.







absolute maximum ratings

Supply Voltage Input Voltage Fan Out Storage Temperature Range Operating Temperature Range DM5473/DM5476/DM54107 DM7473/DM7476/DM74107 Lead Temperature (soldering, 10 sec)

 $\begin{array}{r}
10 \\
-65^{\circ}C \text{ to } +150^{\circ}C \\
-55^{\circ}C \text{ to } +125^{\circ}C \\
0^{\circ}C \text{ to } +70^{\circ}C \\
300^{\circ}C
\end{array}$

+7V

5.5V

electrical characteristics (Note 1)

PARAMETER		CON	IDITION	MIN.	TYP.	MAX.	UNITS
Clock Line Clamp Voltage	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 5.5V V _{CC} = 5.25V	ICLOCK = -10 mA		3	-0.5	v
Input Diode Clamp (J,K,Preset,Clear)		V _{CC} = 5.0V	T _A = 25°C I _{IN} = -12 mA			-1.5	v
Logical "1" Input Voltage	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 4.5V V _{CC} = 4.75V		2.0			v
Logical "O" Input Voltage	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107					0.80	v
Logical "1" Output Voltage	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 4.5V V _{CC} = 4.75V	ίουτ = -400 μΑ	2.4	3.3		v
Logical "O" Output Voltage	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 4.5V V _{CC} = 4.75V	I _{OUT} = 16.0 mA		0.20	0.40	v
Logical "O" Input Current	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 5.5V V _{CC} = 5.25V	Jor K VIN = 0.40V Clear, Preset or Clock		-1.0 -2.0	-1.6 -3.2	mA
Logical "1" Input Current	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 5.5V V _{CC} = 5.25V			10 20 <0	40 80 80	μA
Logical "1" Input Current	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 5.5V V _{CC} = 5.25V	V _{1N} = 5.5V			1	mA
Output Short Current (Note 2)	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 5.5V V _{CC} = 5.25V	V _{OUT} = 0V	-20 -18		-55	mA
Power Supply Current (each flip-flop)	DM5473/DM5476/DM54107 DM7473/DM7476/DM74107	V _{CC} = 5.5V V _{CC} = 5.25V	V _{IN} = 5.0V		9	17	mA
Minimum Allowable C Pulse Width (Note 3)	Clock	V _C T _A	c = 5.0V = 25°C			20	ns
Toggle Frequency		V _C T _A	c = 5.0V = 25°C	15	25		MHz
Propagation Delay Tir Logical "0" from Clo		V _C T _A	c = 5.0V = 25°C	15	26	45	ns
Propagation Delay Tir Logical "1" from Clo		V _C T _A	_C = 5.0V = 25°C	10	17	30	ns
Propagation Delay Tir Logical "0" from Clea		V _C T _A	c = 5.0V = 25°C	12	23	40	ns
Propagation Delay Tir Logical "1" from Clea		V _C T _A	c = 5.0V = 25°C	7	14	25	ns
Time after Negative g Transition that J or K must be held, t _{hold}	-	V _C T _A	cc = 5.0∨ _ = 25°C			5	ns
Clock Skew (tpd min	- t _{hold max})		c = 5.0V = 25°C	15			ns

Note 1: Min/max limits apply across the guaranteed operating temperature range of -55° C to $+125^{\circ}$ C for the DM5473/DM5476/DM54107 and 0°C to 70°C for the DM7473/DM7476/DM74107 unless specified. All typicals are given for V_{CC} = 5.0V and T_A = 25°C.

Note 2: Only one output may be shorted at a time.

Note 3: The flip flop will always recognize a 20 ns pulse, never recognize a 5 ns pulse.

Note 4: No maximum rise and fall times are imposed upon clock or J and K waveforms. However, very slow transitions which allow an input to remain in the threshold region can cause noise problems. Note 5: See explanation given under "Device Operation."

Note 6: J and K information will register properly even though the information is removed 5 ns before the clock pulse voltage falls. However when this occurs it must be assured that the Logical "1" clock pulse level and the desired J and K information occur simultaneously for at least 20 ns.

