TTL MSI PARALLEL-IN SERIAL-OUT REGISTERS for application as

Dual-Source, Parallel-To-Serial Converter

description

These monolithic shift registers which utilize transistor-transistor logic (TTL) circuits in the familiar Series 54/74 configuration, are composed of four R-S master-slave flip-flops, four AND-OR-INVERT gates, and four inverter-drivers. Internal interconnections of these functions provide a versatile register which performs right-shift operations as a serial-in, serial-out register or as a dual-source, parallel-to-serial converter. A number of these registers may be connected in series to form an n-bit register.

All flip-flops are simultaneously set to a low output level by applying a high-level voltage to the clear input while the internal presets are inactive (high). See the preset function table below. Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to either the P1 or P2 inputs of each register stage (A, B, C, and D) with the corresponding preset enable input, PE1 or PE2, high. Presetting, like clearing, is independent of the level of the clock input.


Serial-In Serial-Out Register

11 P2D

10 CLR

9 QD

SER ☐7 CLK ☐8



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be setup at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information for the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be at a low level and the internal presets must be inactive (high) when clocking occurs.

PRESET FUNCTION TABLE (BIT A TYPICAL OF ALL)

(BIT A, TTPICAL OF ALL)											
PR	ESET	INTERNAL									
PE1	P1A	PRESET A									
L	X	L	Х	H (inactive)							
L	X	X	Ł	H (inactive)							
×	L	L	X	H (inactive)							
X	L	X	L	H (inactive)							
Н	н	X	X	L (active)							
L _X	X	Н	Н	L (active)							

REGISTER FUNCTION TABLE

INTERNAL PRESETS				INPUTS		INTER	OUTPUT			
Α	В	С	D	CLEAR	CLOCK	SERIAL	QA	α_{B}	$\alpha_{\mathbf{C}}$	Q_{D}
Н	Н	H	H	Н	X	X	L	L	L	L
L	L	L	L	Ł	X	X	н	Н	н	н
Н	н	н	Н	L	L	X	Q _A 0	obline above	Q_{C0}	α _{D0}
L	Н	L	н	L	L	×	H	σ_{80}	Н	Q _{D0}
н	н	Н	Н	L	†	н ·	н	Q_{An}	Q_{Bn}	Q _{Cn}
·H	н	Н	н	L	1	L	L	Q_{An}	α_{Bn}	Q _{Cn}

H = high level (steady state), L = low level (steady state), X = irrelevant, $\uparrow = transition from low to high level$

 Ω_{A0} , Ω_{B0} , Ω_{C0} , Ω_{D0} = the level of Ω_A , Ω_B , Ω_C , or Ω_D , respectively, before the indicated steady-state input conditions were established. Ω_{An} , Ω_{Bn} , Ω_{Cn} = the level of Ω_A , Ω_B , or Ω_C , respectively, before the most-recent \uparrow transition of the clock.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, V _{CC} (see Note 1)		 7 V
Operating free-air temperature range	: SN5494 Circuits	 125°C
	SN7494 Circuits	 70°C
Storage temperature range		 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.


2. Input voltage must be zero or positive with respect to network ground terminal.


TEXAS INSTRUMENTS

logic diagram (positive logic)



schematics of inputs and output







recommended operating conditions

		SN5494			SN7494			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				400			-400	μΑ
Low-level output current, IOL				16			16	mA
Width of clock pulse, tw(clock)		35			35			ns
Width of clear pulse, tw(clear)		30			30			กร
Width of preset pulse, tw(preset)		30			30			ns
	High-level data	35		35			ns	
Setup time, t _{su}	Low-level data	25			25			113
Hold time, th		0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER				SN5494			SN7494			
		TEST CONDITIONS [†]	MIN	MIN TYPI M	MAX	MIN	TYP‡	MAX	UNIT	
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					8.0			0.8	٧
V _{OH}			V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -400 μA	2.4	3.5		2.4	3.5		٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	٧
4	Input current at maximum input voltage		V _{CC} = MAX, V _I = 5.5 V			1			1	mA
		Presets 1 and 2	V _{CC} = MAX, V _I = 2.4 V			160			160	μА
ΉΗ	High-level input current	Other inputs				40			40	μΑ.
	Low-level input current	Presets 1 and 2	V _{CC} = MAX, V _j = 0.4 V			-6.4			-6.4	mA
HL		Other inputs				-1.6			-1.6	l IIIA
los	Short-circuit output current §		V _{CC} = MAX	-20		57	-18		-57	mA
Icc			V _{CC} = MAX, See Note 3		35	50		35	58	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		10			MHz
^t PLH	Propagation delay time, low-to-high-level output from clock			25	40	ns
tPHL	Propagation delay time, high-to-low-level output from clock	$C_L = 15 \text{ pF}, R_L \simeq 400 \Omega,$		25	40	ns
tPLH	Propagation delay time, low-to-high level output from preset	See Note 4			35	ns
^t PLH	Propagation delay time, high-to-low-level output from clear				40	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C. \S Not more than one output should be shorted at a time.

NOTE 3: I_{CC} is measured with the outputs open, clear grounded following momentary application of 4.5 V, both preset-enable inputs grounded, and all other inputs at 4.5 V.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated