SN74ALVC16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS252A - OCTOBER 1993 - REVISED JULY 1995

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Member of the Texas Instruments Widebus™ Family
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Flow-Through Architecture Optimizes PCB Layout
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

The SN74ALVC16260 is a 12-bit to 24-bit multiplexed D-type latch used in applications where two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or businterface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable (OE1B, OE2B, and OEA) inputs control the bus transceiver functions. The OE1B and OE2B control signals also allow bank control in the A-to-B direction.

DGG OR DL PACKAGE (TOP VIEW)

	\Box		1
OEA	₁ \cup	56	OE2B
LE1B	2		LEA2B
2B3	3	54	2B4
GND [4	53	GND
2B2	5	52] 2B5
2B1 [6	51] 2B6
V _{CC} [7	50] v _{cc}
A1 [8] 2B7
A2 [9	48] 2B8
A3 [10	47] 2B9
GND [11	46	GND
A4 [12	45	2B10
A5 [13	44	2B11
A6 [14		2B12
A7 [42] 1B12
A8 [16	41] 1B11
A9 [17	40] 1B10
GND [18	39	GND
A10 [19] 1B9
A11 [20	37] 1B8
A12	21] 1B7
V _{CC}	22	35]∨ _{CC}
1B1	23	34	
1B2	1] 1B5
GND [25		GND
1B3	26] 1B4
LE2B	27	30	
SEL [28	29	OE1B

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVC16260 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16260 is characterized for operation from −40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



Function Tables

B TO A ($\overline{OEB} = H$)


INPUTS						
2B	SEL	LE1B	LE2B	OEA	Α	
Χ	Н	Н	Χ	L	Н	
Χ	Н	Н	X	L	L	
Χ	Н	L	X	L	A ₀	
Н	L	X	Н	L	Н	
L	L	X	Н	L	L	
Χ	L	X	L	L	A ₀	
X	X	X	X	Н	Z	
	X X X H L	2B SEL X H X H X H L L X L	2B SEL LE1B X H H X H H X H L H L X L L X X L X	2B SEL LE1B LE2B X H H X X H H X X H L X H L X H L L X H X L X L	2B SEL LE1B LE2B ŌEA X H H X L X H H X L X H L X L H L X H L L L X H L X L X L L	

A TO B ($\overline{OEA} = H$)

			2 (02)			
		OUT	PUTS			
Α	LEA1B	LEA2B	OE1B	OE2B	1B	2B
Н	Н	Н	L	7	Н	Н
L	Н	Н	L	L	L	L
Н	Н	L	L	L	Н	2B ₀
L	Н	L	L	L	L	2B ₀
Н	L	Н	L	L	1B ₀	Н
L	L	Н	L	L	1B ₀	L
Х	L	L	L	L.	1B ₀	2B ₀
Х	Χ	Χ	Н	Н	Z	Z
Х	X	X	L	Н	Active	Z
Х	X	Χ	Н	L	Z	Active
Х	X	X	L	L	Active	Active



logic diagram (positive logic)





SN74ALVC16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS252A - OCTOBER 1993 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I : (except I/O ports) (see Note 1)	
(I/O ports) (see Notes 1 and 2)	
Output voltage range, V _O (see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): DGG page	kage 1 W
DL packa	ge 1.4 W
Storage temperature range, T _{sto}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. The input and output positive voltage ratings may be exceeded up to 4.6 V if the input and output clamp-current ratings are observed.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		2.3	3.6	V	
, , , , , , , , , , , , , , , , , , ,	LPak Lavel Sanut velta ve	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
VIH	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V	
.,	Law law line day line	V _{CC} = 2.3 V to 2.7 V		0.7	.,	
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V	
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	Vcc	V	
		V _{CC} = 2.3 V		-12		
IOH	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 2.3 V		12		
IOL Low-level output current	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVC16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS252A - OCTOBER 1993 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER	TEST CON	v _{cc} †	MIN	TYP [‡]	MAX	UNIT	
		I _{OH} = -100 μA		MIN to MAX	V _{CC} -C).2		
		$I_{OH} = -6 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	2			
.,			V _{IH} = 1.7 V	2.3 V	1.7			.,
VOH		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			V
			V _{IH} = 2 V	3 V	2.4			
		$I_{OH} = -24 \text{ mA},$	V _{IH} = 2 V	3 V	2			
		I _{OL} = 100 μA		MIN to MAX			0.2	
		$I_{OL} = 6 \text{ mA},$	V _{IL} = 0.7 V	2.3 V			0.4	
VOL			V _{IL} = 0.7 V	2.3 V			0.7	V
		$I_{OL} = 12 \text{ mA}$	V _{IL} = 0.8 V	2.7 V			0.4	
		I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
II		V _I = V _{CC} or GND		3.6 V			±5	μΑ
		V _I = 0.7 V		0.01/	45			
		V _I = 1.7 V		2.3 V	-45			
I _{I(hold)}		V _I = 0.8 V		27/	75			μΑ
		V _I = 2 V		3 V	-75			
		V _I = 0 to 3.6 V		3.6 V			±500	
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μΑ
ΔICC		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		9		pF

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = 2.5 V ± 0.2 V		2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency	0	150	0	150	0	150	MHz
t _W	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B low	1.4		1.1		1.1		ns
th	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B low	1.6		1.9		1.5		ns

[‡] All typical values are at V_{CC} = 3.3 V.

[§] For I/O ports, the parameter I_{OZ} includes the input-leakage current.

SN74ALVC16260 12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS252A - OCTOBER 1993 - REVISED JULY 1995


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM	TO	VCC =		VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		ns
	A or B	B or A	1.2	6		5.1	1.2	4.3	
t _{pd}	LE	A or B	1	6.2	V,	5.2	1	4.4	ns
'	SEL	А	1.2	7.5		6.6	1.1	5.6	
t _{en}	ŌE	A or B	1	7.2		6.4	1	5.4	ns
^t dis	ŌĒ	A or B	1.7	5.9		5	1.3	4.6	ns



SCAS252A - OCTOBER 1993 - REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCAS252A - OCTOBER 1993 - REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated