

# SN74AUC16501

## 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES418 – DECEMBER 2002


- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 10  $\mu$ A at 1.8 V
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 18-bit universal bus transceiver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses  $\overline{OEBA}$ , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and  $\overline{OEBA}$  is active low).



### ORDERING INFORMATION

| $T_A$         | PACKAGE†    |               | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|---------------|-------------|---------------|-----------------------|------------------|
| –40°C to 85°C | TSSOP – DGG | Tape and reel | SN74AUC16501DGGR      | AUC16501         |
|               | TVSOP – DGV | Tape and reel | SN74AUC16501DGVR      | MH501            |
|               | VFBGA – GQL | Tape and reel | SN74AUC16501GQLR      | MH501            |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated


**SN74AUC16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES418 – DECEMBER 2002

**description/ordering information (continued)**

To ensure the high-impedance state during power up or power down,  $\overline{OEBA}$  should be tied to  $V_{CC}$  through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



**terminal assignments**

|   | 1   | 2                 | 3        | 4        | 5     | 6   |
|---|-----|-------------------|----------|----------|-------|-----|
| A | A1  | LEAB              | OEAB     | GND      | CLKAB | B1  |
| B | A3  | A2                | GND      | GND      | B2    | B3  |
| C | A5  | A4                | $V_{CC}$ | $V_{CC}$ | B4    | B5  |
| D | A7  | A6                | GND      | GND      | B6    | B7  |
| E | A9  | A8                |          |          | B8    | B9  |
| F | A10 | A11               |          |          | B11   | B10 |
| G | A12 | A13               | GND      | GND      | B13   | B12 |
| H | A14 | A15               | $V_{CC}$ | $V_{CC}$ | B15   | B14 |
| J | A16 | A17               | GND      | GND      | B17   | B16 |
| K | A18 | $\overline{OEBA}$ | LEBA     | GND      | CLKBA | B18 |

**FUNCTION TABLE†**

| INPUTS |      |       |   | OUTPUT<br>B    |
|--------|------|-------|---|----------------|
| OEAB   | LEAB | CLKAB | A |                |
| L      | X    | X     | X | Z              |
| H      | H    | X     | L | L              |
| H      | H    | X     | H | H              |
| H      | L    | ↑     | L | L              |
| H      | L    | ↑     | H | H              |
| H      | L    | H     | X | $B_0^\ddagger$ |
| H      | L    | L     | X | $B_0^\S$       |

† A-to-B data flow is shown; B-to-A flow is similar, but uses  $\overline{OEBA}$ , LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established



**SN74AUC16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES418 – DECEMBER 2002

**recommended operating conditions (see Note 3)**

|                 |                                    | MIN                               | MAX                    | UNIT            |
|-----------------|------------------------------------|-----------------------------------|------------------------|-----------------|
| V <sub>CC</sub> | Supply voltage                     | 0.8                               | 2.7                    | V               |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 0.8 V           | V <sub>CC</sub>        | V               |
|                 |                                    | V <sub>CC</sub> = 1.1 V to 1.95 V | 0.65 × V <sub>CC</sub> |                 |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V  | 1.7                    |                 |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 0.8 V           | 0                      | V               |
|                 |                                    | V <sub>CC</sub> = 1.1 V to 1.95 V | 0.35 × V <sub>CC</sub> |                 |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V  | 0.7                    |                 |
| V <sub>I</sub>  | Input voltage                      | 0                                 | 3.6                    | V               |
| V <sub>O</sub>  | Output voltage                     | Active state                      | 0                      | V <sub>CC</sub> |
|                 |                                    | 3-state                           | 0                      | 3.6             |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 0.8 V           | -0.7                   | mA              |
|                 |                                    | V <sub>CC</sub> = 1.1 V           | -3                     |                 |
|                 |                                    | V <sub>CC</sub> = 1.4 V           | -5                     |                 |
|                 |                                    | V <sub>CC</sub> = 1.65 V          | -8                     |                 |
|                 |                                    | V <sub>CC</sub> = 2.3 V           | -9                     |                 |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 0.8 V           | 0.7                    | mA              |
|                 |                                    | V <sub>CC</sub> = 1.1 V           | 3                      |                 |
|                 |                                    | V <sub>CC</sub> = 1.4 V           | 5                      |                 |
|                 |                                    | V <sub>CC</sub> = 1.65 V          | 8                      |                 |
|                 |                                    | V <sub>CC</sub> = 2.3 V           | 9                      |                 |
| Δt/Δv           | Input transition rise or fall rate |                                   | 20                     | ns/V            |
| T <sub>A</sub>  | Operating free-air temperature     | -40                               | 85                     | °C              |

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES418 – DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER         |                | TEST CONDITIONS   | V <sub>CC</sub> | MIN                  | TYP† | MAX  | UNIT |
|-------------------|----------------|---|-----------------|----------------------|------|------|------|
| V <sub>OH</sub>   |                | I <sub>OH</sub> = -100 μA                                   | 0.8 V to 2.7 V  | V <sub>CC</sub> -0.1 |      |      | V    |
|                   |                | I <sub>OH</sub> = -0.7 mA                                   | 0.8 V           | 0.55                 |      |      |      |
|                   |                | I <sub>OH</sub> = -3 mA                                     | 1.1 V           | 0.8                  |      |      |      |
|                   |                | I <sub>OH</sub> = -5 mA                                     | 1.4 V           | 1                    |      |      |      |
|                   |                | I <sub>OH</sub> = -8 mA                                     | 1.65 V          | 1.2                  |      |      |      |
|                   |                | I <sub>OH</sub> = -9 mA                                     | 2.3 V           | 1.8                  |      |      |      |
| V <sub>OL</sub>   |                | I <sub>OL</sub> = 100 μA                                    | 0.8 V to 2.7 V  |                      |      | 0.2  | V    |
|                   |                | I <sub>OL</sub> = 0.7 mA                                    | 0.8 V           | 0.25                 |      |      |      |
|                   |                | I <sub>OL</sub> = 3 mA                                      | 1.1 V           |                      |      | 0.3  |      |
|                   |                | I <sub>OL</sub> = 5 mA                                      | 1.4 V           |                      |      | 0.4  |      |
|                   |                | I <sub>OL</sub> = 8 mA                                      | 1.65 V          |                      |      | 0.45 |      |
|                   |                | I <sub>OL</sub> = 9 mA                                      | 2.3 V           |                      |      | 0.6  |      |
| I <sub>I</sub>    | Control inputs | V <sub>I</sub> = V <sub>CC</sub> or GND                     | 0.8 V to 2.7 V  |                      |      | ±5   | μA   |
| I <sub>off</sub>  |                | V <sub>I</sub> or V <sub>O</sub> = 2.7 V                    | 0               |                      |      | ±10  | μA   |
| I <sub>OZ</sub> ‡ |                | V <sub>O</sub> = V <sub>CC</sub> or GND                     | 2.7 V           |                      |      | ±10  | μA   |
| I <sub>CC</sub>   |                | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0 | 0.8 V to 2.7 V  |                      |      | 20   | μA   |
| C <sub>i</sub>    |                | V <sub>I</sub> = V <sub>CC</sub> or GND                     | 2.5 V           |                      | 3.5  | 4.5  | pF   |
| C <sub>io</sub>   |                | V <sub>O</sub> = V <sub>CC</sub> or GND                     | 2.5 V           |                      | 6    | 7.5  | pF   |

† All typical values are at T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|                    |                 |                  | V <sub>CC</sub> = 0.8 V | V <sub>CC</sub> = 1.2 V<br>± 0.1 V |     | V <sub>CC</sub> = 1.5 V<br>± 0.1 V |     | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |     | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | UNIT |
|--------------------|-----------------|------------------|-------------------------|------------------------------------|-----|------------------------------------|-----|-------------------------------------|-----|------------------------------------|-----|------|
|                    |                 |                  | TYP                     | MIN                                | MAX | MIN                                | MAX | MIN                                 | MAX | MIN                                | MAX |      |
| f <sub>clock</sub> | Clock frequency |                  | 85                      | 150                                |     | 250                                |     | 300                                 |     | 350                                |     | MHz  |
| t <sub>w</sub>     | Pulse duration  | LE high          | 5.8                     | 4                                  |     | 1.7                                |     | 1.5                                 |     | 1.5                                |     | ns   |
|                    |                 | CLK high or low  | 5.8                     | 4                                  |     | 1.7                                |     | 1.5                                 |     | 1.5                                |     |      |
| t <sub>su</sub>    | Setup time      | Data before CLK↑ | 0.2                     | 0.6                                |     | 0.6                                |     | 0.6                                 |     | 0.6                                |     | ns   |
|                    |                 | Data before LE↓  | CLK high                | 0.1                                | 0.4 |                                    | 0.4 |                                     | 0.3 |                                    | 0.3 |      |
|                    |                 |                  | CLK low                 | 0.1                                | 0.4 |                                    | 0.4 |                                     | 0.3 |                                    | 0.3 |      |
| t <sub>h</sub>     | Hold time       | Data after CLK↑  | 0.3                     | 1.2                                |     | 1.1                                |     | 0.9                                 |     | 0.9                                |     | ns   |
|                    |                 | Data after LE↓   | 1.3                     | 1.5                                |     | 1.3                                |     | 1.2                                 |     | 1.2                                |     |      |



# SN74AUC16501

## 18-BIT UNIVERSAL BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES418 – DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER        | FROM (INPUT)             | TO (OUTPUT) | V <sub>CC</sub> = 0.8 V | V <sub>CC</sub> = 1.2 V ± 0.1 V |     | V <sub>CC</sub> = 1.5 V ± 0.1 V |     | V <sub>CC</sub> = 1.8 V ± 0.15 V |     |     | V <sub>CC</sub> = 2.5 V ± 0.2 V |     | UNIT |
|------------------|--------------------------|-------------|-------------------------|---------------------------------|-----|---------------------------------|-----|----------------------------------|-----|-----|---------------------------------|-----|------|
|                  |                          |             | TYP                     | MIN                             | MAX | MIN                             | MAX | MIN                              | TYP | MAX | MIN                             | MAX |      |
| f <sub>max</sub> |                          |             | 85                      | 150                             |     | 250                             |     | 300                              |     |     | 350                             |     | MHz  |
| t <sub>pd</sub>  | A or B                   | B or A      | 8.5                     | 0.9                             | 4   | 1                               | 2.8 | 0.3                              | 2   | 2.8 | 0.1                             | 2.3 | ns   |
| t <sub>pd</sub>  | LE                       | A or B      | 9.8                     | 1.6                             | 6.3 | 1                               | 4.1 | 0.9                              | 2.5 | 3.8 | 0.7                             | 3   | ns   |
| t <sub>pd</sub>  | CLK                      |             | 9.2                     | 1.5                             | 3.8 | 0.7                             | 3.1 | 0.9                              | 2.2 | 3.3 | 0.6                             | 2.7 | ns   |
| t <sub>en</sub>  | OEAB                     | B           | 9.7                     | 1.6                             | 3   | 1.1                             | 3.2 | 1                                | 1.8 | 3.4 | 0.8                             | 2.8 | ns   |
| t <sub>dis</sub> |                          |             | 15                      | 3.6                             | 5.3 | 0.9                             | 5.7 | 1.7                              | 2.4 | 3.2 | 1                               | 3.1 | ns   |
| t <sub>en</sub>  | $\overline{\text{OEBA}}$ | A           | 11                      | 1.7                             | 5.7 | 1                               | 3.7 | 1                                | 2.2 | 3.7 | 0.7                             | 3   | ns   |
| t <sub>dis</sub> |                          |             | 18                      | 3.5                             | 7.5 | 1.4                             | 5.4 | 2                                | 3.5 | 5.2 | 0.9                             | 3   | ns   |

operating characteristics for transparent mode, T<sub>A</sub> = 25°C

| PARAMETER                      |                               | TEST CONDITIONS                     | V <sub>CC</sub> = 0.8 V   | V <sub>CC</sub> = 1.2 V | V <sub>CC</sub> = 1.5 V | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | UNIT |    |
|--------------------------------|-------------------------------|-------------------------------------|---|-------------------------|-------------------------|-------------------------|-------------------------|------|----|
|                                |                               |                                     | TYP   | TYP                     | TYP                     | TYP                     | TYP                     |      |    |
| C <sub>pd†</sub><br>(each bit) | Power dissipation capacitance | Outputs enabled, 1 output switching | 1 f <sub>data</sub> = 10 MHz,<br>f <sub>clk</sub> = V <sub>CC</sub> or GND,<br>1 f <sub>out</sub> = 10 MHz,<br>$\overline{\text{OEAB}} = \text{V}_{\text{CC}}$ ,<br>$\overline{\text{OEBA}} = \text{GND}$ ,<br>LE = V <sub>CC</sub> ,<br>C <sub>L</sub> = 0 pF        | 30                      | 31                      | 33                      | 36                      | 44   | pF |
| C <sub>pd</sub><br>(each bit)  | Power dissipation capacitance | Outputs disabled                    | 1 f <sub>data</sub> = 10 MHz,<br>f <sub>clk</sub> = V <sub>CC</sub> or GND,<br>1 f <sub>out</sub> = not switching,<br>$\overline{\text{OEAB}} = \text{GND}$ ,<br>$\overline{\text{OEBA}} = \text{V}_{\text{CC}}$ ,<br>LE = V <sub>CC</sub> ,<br>C <sub>L</sub> = 0 pF | 9                       | 9                       | 10                      | 12                      | 16   | pF |

† C<sub>pd</sub> (each output) is the C<sub>pd</sub> for each data bit (input and output circuitry) as it operates at 5 MHz (the clock is operating at 10 MHz in this test, but its I<sub>CC</sub> component has been subtracted out).



**SN74AUC16501**  
**18-BIT UNIVERSAL BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES418 – DECEMBER 2002

**operating characteristics for clocked mode,  $T_A = 25^\circ\text{C}$ †**

| PARAMETER                         |                               | TEST CONDITIONS                                | V <sub>CC</sub> = 0.8 V  | V <sub>CC</sub> = 1.2 V | V <sub>CC</sub> = 1.5 V | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | UNIT |    |
|-----------------------------------|-------------------------------|--|--|-------------------------|-------------------------|-------------------------|-------------------------|------|----|
|                                   |                               |  | TYP  | TYP                     | TYP                     | TYP                     | TYP                     |      |    |
| C <sub>pd</sub> ‡<br>(each bit)   | Power dissipation capacitance | Outputs enabled, 1 output switching            | 1 f <sub>data</sub> = 5 MHz,<br>1 f <sub>clk</sub> = 10 MHz,<br>1 f <sub>out</sub> = 5 MHz,<br>OEAB = V <sub>CC</sub> ,<br>OEBA = GND,<br>LE = GND,<br>C <sub>L</sub> = 0 pF       | 29                      | 30                      | 31                      | 35                      | 43   | pF |
| C <sub>pd</sub><br>(Z)            | Power dissipation capacitance | Outputs disabled, 1 clock and 1 data switching | 1 f <sub>data</sub> = 5 MHz,<br>1 f <sub>clk</sub> = 10 MHz,<br>f <sub>out</sub> = not switching,<br>OEAB = GND,<br>OEBA = V <sub>CC</sub> ,<br>LE = GND,<br>C <sub>L</sub> = 0 pF | 8                       | 8                       | 9                       | 10                      | 13   | pF |
| C <sub>pd</sub> §<br>(each clock) | Power dissipation capacitance | Outputs disabled, clock only switching         | 1 f <sub>data</sub> = 0 MHz,<br>1 f <sub>clk</sub> = 10 MHz,<br>f <sub>out</sub> = not switching,<br>OEAB = GND,<br>OEBA = V <sub>CC</sub> ,<br>LE = GND,<br>C <sub>L</sub> = 0 pF | 31                      | 32                      | 32                      | 34                      | 39   | pF |

† Total device C<sub>pd</sub> for multiple (n) outputs switching and (y) clocks inputs switching = {n \* C<sub>pd</sub> (each output)} + {y \* C<sub>pd</sub> (each clock)}

‡ C<sub>pd</sub> (each bit) is the C<sub>pd</sub> for each data bit (input and output circuitry) as it operates at 5 MHz (the clock is operating at 10 MHz in this test, but its I<sub>CC</sub> component has been subtracted out).

§ C<sub>pd</sub> (each clock) is the C<sub>pd</sub> for the clock circuitry only as it operates at 10 MHz.


# SN74AUC16501

## 18-BIT UNIVERSAL BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS





SCES418 – DECEMBER 2002

#### PARAMETER MEASUREMENT INFORMATION



| TEST              | S1                |
|-------------------|-------------------|
| $t_{PLH}/t_{PHL}$ | Open              |
| $t_{PLZ}/t_{PZL}$ | $2 \times V_{CC}$ |
| $t_{PHZ}/t_{PZH}$ | GND               |

| $V_{CC}$           | $C_L$ | $R_L$        | $V_{\Delta}$ |
|--------------------|-------|--------------|--------------|
| 0.8 V              | 15 pF | 2 k $\Omega$ | 0.1 V        |
| 1.2 V $\pm$ 0.1 V  | 15 pF | 2 k $\Omega$ | 0.1 V        |
| 1.5 V $\pm$ 0.1 V  | 15 pF | 2 k $\Omega$ | 0.1 V        |
| 1.8 V $\pm$ 0.15 V | 30 pF | 1 k $\Omega$ | 0.15 V       |
| 2.5 V $\pm$ 0.2 V  | 30 pF | 500 $\Omega$ | 0.15 V       |




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN




4073251/E 08/00

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265