SCDS305A - FEBRUARY 2011 - REVISED MARCH 2013

8-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR


Check for Samples: SN74GTL2003


FEATURES

- Provides Bidirectional Voltage Translation
 With No Direction Control Required
- Allows Voltage Level Translation From 0.95 V up to 5 V
- Provides Direct Interface With GTL, GTL+, LVTTL/TTL, and 5-V CMOS Levels
- Low On-State Resistance Between Input and Output Pins (Sn/Dn)
- Supports Hot Insertion
- No Power Supply Required Will Not Latch Up
- 5-V-Tolerant Inputs
- Low Standby Current
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

APPLICATIONS

- Bidirectional or Unidirectional Applications Requiring Voltage-Level Translation From Any Voltage (0.95 V to 5 V) to Any Voltage (0.95 V to 5 V)
- Low Voltage Processor I2C Port Translation to 3.3-V and/or 5-V I2C Bus Signal Levels
- GTL/GTL+ Translation to LVTTL/TTL Signal Levels





DESCRIPTION/ORDERING INFORMATION

The SN74GTL2003 provides eight NMOS pass transistors (Sn and Dn) with a common gate (G_{REF}) and a reference transistor (S_{REF} and D_{REF}). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations any voltage (0.95 V to 5 V) to any voltage (0.95 V to 5 V).

When the Sn or Dn port is LOW, the clamp is in the ON state and a low-resistance connection exists between the Sn and Dn ports. Assuming the higher voltage is on the Dn port, when the Dn port is HIGH, the voltage on the Sn port is limited to the voltage set by the reference transistor (S_{REF}). When the Sn port is HIGH, the Dn port is pulled to VCC by the pullup resistors.

All transistors in the SN74GTL2003 have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This offers superior matching over discrete transistor voltage-translation solutions where the fabrication of the transistors is not symmetrical. With all transistors being identical, the reference transistor (S_{REF}/D_{REF}) can be located on any of the other eight matched Sn/Dn transistors, allowing for easier board layout. The translator transistors with integrated ESD circuitry provides excellent ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	VQFN – RKS	Tape and reel	SN74GTL2003RKSR	GK2003
-40°C to 85°C	TCCOD DW	Tube	SN74GTL2003PW	GK2003
	TSSOP – PW	Tape and reel	SN74GTL2003PWR	GK2003

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DESCRIPTION

Table 1. PIN DESCRIPTION

PIN NO.	NAME	DESCRIPTION
1	G _{ND}	Ground (0 V)
2	S _{REF}	Source of reference transistor
3 – 10	Sn	Ports S1–S8
11 – 18	Dn	Ports D1–D8
19	D _{REF}	Drain of reference transistor
20	G _{REF}	Gate of reference transistor



FUNCTION TABLES

Table 2. HIGH-to-LOW Translation (Assuming Dn is at the Higher Voltage Level)(1)

G _{REF} ⁽²⁾	D _{REF}	S _{REF}	INPUTS D8-D1	OUTPUT S8-S1	TRANSISTOR
Н	Н	0 V	X	X	Off
Н	Н	V _{TT} ⁽³⁾	Н	V _{TT} ⁽⁴⁾	On
Н	Н	V_{TT}	L	L ⁽⁵⁾	On
L	L	0 – V _{TT}	X	X	Off


- H = HIGH voltage level, L = LOW voltage level, X = don't care.
- G_{REF} should be at least 1.5 V higher than S_{REF} for best translator operation. (2)
- (3)
- V_{TT} is equal to the S_{REF} voltage. Sn is not pulled up or pulled down.
- Sn follows the Dn input LOW.

Table 3. LOW-to-HIGH Translation (Assuming Dn is at the Higher Voltage Level)(1)

GREF ⁽²⁾	DREF	SREF	INPUTS D8-D1	OUTPUT S8-S1	TRANSISTOR
Н	Н	0 V	X	X	Off
Н	Н	V _{TT} ⁽³⁾	V _{TT}	H ⁽⁴⁾	Nearly Off
Н	Н	V_{TT}	L	L ⁽⁵⁾	On
L	L	0 – V _{TT}	X	X	Off

- H = HIGH voltage level, L = LOW voltage level, X = don't care.
- G_{REF} should be at least 1.5 V higher than S_{REF} for best translator operation. (2)
- V_{TT} is equal to the S_{REF} voltage. Dn is pulled up to VCC through an external resistor. (4)
- (5) Dn follows the Sn input LOW.

Figure 1. CLAMP SCHEMATIC





Absolute Maximum Ratings (1)(2)(3)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{SREF}	DC source reference voltage		-0.5	7	V
V_{DREF}	DC drain reference voltage			7	V
V_{GREF}	DC gate reference voltage				V
V_{Sn}	DC voltage port Sn				V
V_{Dn}	DC voltage port Dn		-0.5	7	V
I _{REFK}	DC diode current on reference pins	V _I < 0 V		-50	mA
I _{SK}	DC diode current port Sn	V _I < 0V		-50	mA
I _{DK}	DC diode current port Dn	V _I < 0 V		- 50	mA
I _{MAX}	DC clamp current per channel	Channel is ON state		±128	mA
θ_{JA}	Package thermal impedance			88	°C/W
T _{stg}	Storage temperature range		– 65	150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions(1)

		MIN	MAX	UNIT
V _{I/O}	Input/output voltage (Sn, Dn)	0	5.5	V
V _{SREF}	DC source reference voltage ⁽¹⁾	0	5.5	V
V _{DREF}	DC drain reference voltage	0	5.5	V
V_{GREF}	DC gate reference voltage	0	5.5	V
I _{PASS}	Pass transistor current		64	mA
T _{AMB}	Operating ambient temperature range (in free air)	-40	85	°С

(1) $V_{SREF} = V_{DREF} - 1.5 \text{ V}$ for best results in level-shifting applications.

⁽²⁾ The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures that are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

⁽³⁾ The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

Electrical Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

	PARAMETER		TEST CONDITIONS ⁽¹⁾			MAX	UNIT
V _{OL}	Low-level output voltage	$V_{DD} = 3 \text{ V}, V_{SREF}$ $I_{clamp} = 15.2 \text{ mA}$	= 1.365 V, V _{Sn} or V	V _{Dn} = 0.175 V,	260	350	mV
V _{IK}	Input clamp voltage	$I_{I} = -18 \text{ mA}$	$V_{GREF} = 0 V$			-1.2	V
I _{IH}	Gate input leakage	V _I = 5 V	V _{GREF} = 0 V			5	μΑ
C _{I(GREF)}	Gate capacitance	V _I = 3 V or 0 V			56		pF
C _{IO(OFF)}	OFF capacitance	V _O = 3 V or 0 V	V _{GREF} = 0 V		7.4		pF
C _{IO(ON)}	ON capacitance	V _O = 3 V or 0 V	V _{GREF} = 3 V		18.6		pF
(0.1)		V _G	$V_{GREF} = 4.5 \text{ V}$	I _O = 64 mA	3.5	5	
		V _I = 0 V	V _{GREF} = 3 V		4.4	7	
			V _{GREF} = 2.3 V		5.5	9	
(2)	ON state resistance		V _{GREF} = 1.5 V		67	105	0
r _{on} ⁽²⁾	ON-state resistance		V _{GREF} = 1.5 V,	I _O = 30 mA	9	15	Ω
		V 24V	V _{GREF} = 4.5 V		7	10	
		$V_1 = 2.4 \text{ V}$	V _{GREF} = 3 V	I _O = 15 mA	58	80	
		V _I = 1.7 V	V _{GREF} = 2.3 V		50	70	

 ⁽¹⁾ All typical values are measured at T_{amb} = 25°C.
 (2) Measured by the voltage drop between the Sn and the Dn terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (Sn or Dn) terminals. Submit Documentation Feedback 5



AC Characteristics for Translator-Type Applications (1)

 $V_{REF} = 1.365 \text{ V}$ to 1.635 V, $V_{DD1} = 3 \text{ V}$ to 3.6 V, $V_{DD2} = 2.36 \text{ V}$ to 2.64 V, GND = 0 V, $t_r = t_f \le 3 \text{ ns}$, $T_{amb} = -40 ^{\circ}\text{C}$ to $85 ^{\circ}\text{C}$ (see Figure 6)

	MIN	TYP ⁽²⁾	MAX	UNIT	
t _{PLH} ⁽³⁾	Propagation delay (Sn to Dn, Dn to Sn)	0.5	1.5	5.5	ns

- $C_{ON(max)}$ of 30 pF and a $C_{OFF(max)}$ of 15 pF is specified by design. All typical values are measured at V_{DD1} = 3.3 V, V_{DD2} = 2.5 V, V_{REF} = 1.5 V and T_{amb} = 25°C.
- Propagation delay specified by characterization.




Figure 2. Input (Sn) to Output (Dn) Propagation Delays




Figure 3. Load Circuit

AC Characteristics for Translator-Type Applications

GND = 0 V, t_R , C_L = 50 pF, G_{REF} = 5 V ± 0.5 V, T_{amb} = -40°C to 85°C

	PARAMETER	MIN	MAX	UNIT
t _{pd}	Propagation delay ⁽¹⁾		250	ps

(1) This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).




Figure 4. Input (Sn) to Output (Dn) Propagation Delays




Figure 5. Load Circuit

Test	S1
t _{pd}	Open
t_{PLZ}/t_{PZL}	7 V
T_{PHZ}/T_{PZH}	Open

C_L = Load Capacitance, includes jig and probe capacitance (See AC Characteristics for value)



APPLICATION INFORMATION

Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the G_{REF} input must be connected to D_{REF} and both pins pulled to HIGH-side V_{CC} through a pullup resistor (typically 200 kW). A filter capacitor on D_{REF} is recommended. The processor output can be totem pole or open drain (pullup resistors) and the chipset output can be totem pole or open drain (pullup resistors are required to pull the Dn outputs to V_{CC}). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-statable, and the outputs must be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open drain, no direction control is needed. The opposite side of the reference transistor (S_{REF}) is connected to the processor core power-supply voltage. When D_{REF} is connected through a 200-kW resistor to a 3.3-V to 5.5-V VCC supply and S_{REF} is set between 1 V to V_{CC} 1.5 V, the output of each Sn has a maximum output voltage equal to V_{CC} .






Figure 6. Bidirectional Translation to Multiple Higher Voltage Levels (Such as an I²C or SMBus Applications)



Unidirectional Down Translation

For unidirectional clamping (higher voltage to lower voltage), the G_{REF} input must be connected to D_{REF} and both pins pulled to the higher-side V_{CC} through a pullup resistor (typically 200 kW). A filter capacitor on D_{REF} is recommended. Pullup resistors are required if the chipset I/Os are open drain. The opposite side of the reference transistor (S_{REF}) is connected to the processor core power-supply voltage. When D_{REF} is connected through a 200-kW resistor to a 3.3-V to 5.5-V V_{CC} supply and S_{REF} is set between 1 V to V_{CC} – 1.5 V, the output of each Sn has a maximum output voltage equal to S_{REF} .




Figure 7. Unidirectional Down Translation to Protect Low-Voltage Processor Pins



Unidirectional Up Translation

For unidirectional up translation (lower voltage to higher voltage), the reference transistor is connected the same as for a down translation. A pullup resistor is required on the higher voltage side (Dn or Sn) to get the full HIGH level, since the GTL device only passes the reference source (S_{REF}) voltage as a HIGH when doing an up translation. The driver on the lower voltage side only needs pullup resistors if it is open drain.




Figure 8. Unidirectional Up Translation to Higher-Voltage Chipsets

Copyright © 2011–2013, Texas Instruments Incorporated



Sizing Pullup Resistors

The pullup resistor value should limit the current through the pass transistor when it is in the on state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15 mA, the pullup resistor value is calculated as:

Resistor value
$$(\Omega) = \frac{\text{Pullup voltage}(V) - 0.35 \text{ V}}{0.015 \text{ A}}$$
 (1)

Table 4 shows resistor values for various reference voltages and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column, or a larger value, should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the GTL device at 0.175 V, although the 15 mA only applies to current flowing through the SN74GTL2003.

Table 4. Pullup Resistor Values (1)(2)(3)

	PULLUP RESISTOR VALUE (Ω)								
VOLTACE	15	mA	10	10 mA		mA			
VOLTAGE	NOMINAL	+10%	NOMINAL	+10%	NOMINAL	+10%			
5.0 V	310	341	465	512	1550	1705			
3.3 V	197	217	295	325	983	1082			
2.5 V	143	158	215	237	717	788			
1.8 V	97	106	145	160	483	532			
1.5 V	77	85	115	127	383	422			
1.2 V	57	63	85	94	283	312			

Calculated for $V_{OL} = 0.35 \text{ V}$

Assumes output driver V_{OL} = 0.175 V at stated current +10% to compensate for V_{DD} range and resistor tolerance

REVISION HISTORY

Cł	nanges from Original (February 2011) to Revision A	Page
•	Updated voltage level transition from 1 V to 0.95 V.	1



PACKAGE OPTION ADDENDUM



www.ti.com 14-Mar-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
SN74GTL2003PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003	Samples
SN74GTL2003PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003	Samples
SN74GTL2003RKSR	ACTIVE	VQFN	RKS	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	GK2003	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Mar-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL2003PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74GTL2003RKSR	VQFN	RKS	20	3000	177.8	12.4	2.73	4.85	1.03	4.0	12.0	Q1

www.ti.com 14-Mar-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74GTL2003PWR	TSSOP	PW	20	2000	367.0	367.0	38.0	
SN74GTL2003RKSR	VQFN	RKS	20	3000	202.0	201.0	28.0	

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)


PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated.

 The Pin 1 identifiers are either a molded, marked, or metal feature.



4211394/B 01/12

RKS (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>