SN74LS290

DECADE COUNTER; 4-BIT BINARY COUNTER

The SN54/74LS290 and SN54/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to \overline{CP})to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).

- Corner Power Pin Versions of the LS90 and LS93
- Low Power Consumption . . . Typically 45 mW
- High Count Rates . . . Typically 42 MHz
- Choice of Counting Modes . . . BCD, Bi-Quinary, Binary
- Input Clamp Diodes Limit High Speed Termination Effects



		HIGH	LOW
CP ₀	Clock (Active LOW going edge) Input to ÷2 Section.	0.05 U.L.	1.5 U.L.
CP1	Clock (Active LOW going edge) Input to ÷5 Section (LS290).	0.05 U.L.	2.0 U.L.
CP1	Clock (Active LOW going edge) Input to ÷8 Section (LS293).	0.05 U.L.	1.0 U.L.
MR1, MR2	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
MS1, MS2	Master Set (Preset-9, LS290) Inputs	0.5 U.L.	0.25 U.L.
Q0	Output from ÷2 Section (Notes b & c)	10 U.L.	5 (2.5) U.L.
Q1, Q2, Q3	Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5 (2.5) U.L.

NOTES:

a) 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

c) The Q_0 Outputs are guaranteed to drive the full fan-out plus the \overline{CP}_1 Input of the device.

ON Semiconductor®

http://onsemi.com

DECADE COUNTER;

4-BIT BINARY COUNTER

LOW POWER

SCHOTTKY

LOGIC SYMBOL



FUNCTIONAL DESCRIPTION

The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q₀ output of each device is designed and specified to drive the rated fan-out plus the \overline{CP}_1 input of the device.

A gated AND asynchronous Master Reset (MR1 (MR2) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS1 · MS2) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

LS290

receives the incoming count and a BCD count sequence is produced.

- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q3 output must be externally connected to the \overline{CP}_0 input. The input count is then applied to the \overline{CP}_1 input and a divide-by-ten square wave is obtained at output Q₀.
- C. Divide-By-Two and Divide-By-Five Counter -No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function $(\overline{CP}_0$ as the input and Q_0 as the output). The \overline{CP}_1 input is used to obtain binary divide-by-five operation at the Q3 output.

LS293

- A. 4-Bit Ripple Counter The output Q0 must be externally connected to input \overline{CP}_1 . The input count pulses are applied to input CP0. Simultaneous division of 2, 4, 8, and 16 are performed at the Q_0 , Q_1 , Q_2 , and Q_3 outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input \overline{CP}_1 . Simultaneous frequency divisions of 2, 4, and 8 are available at the Q_1 , Q_2 , and Q_3 outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through

i I	nternall nay be L S290 A. BCD	e the ly con opera	output fro inected to ated in var ade (8421) connecte	the succ ious cou) Counte d to the	r — 1 Q ₀	ng stages i modes: the CP ₁ in output. Th	s, the d nput m he CP _t	evices ust be	S	shown in the truth table. 3-Bit Ripple Counter — The input co to input \overrightarrow{CP}_1 . Simultaneous freque and 8 are available at the Q_1 , Independent use of the first flip-flop function coincides with reset of th counter.
ſ										0, 2, 70.
	R	ESET/	SET INPU	-		OUT	PUTS		S	
	MR ₁	MR ₂	2 MS ₁	MS ₂	Q	0 Q1	Q ₂	Q_3		
	Н	Н	L	X	L	L	L	Ļ		N. OK.
	Н	Н	Х	L		. <u> </u>	L	1		
	X	Х	H	H	\uparrow		L	H	1	
	L	Х		X			ount			
	X	L	X	L L			ount	C		
	L	X	X	L			ount			
	Х	L	L	X		Co	ount			
	LS290						\mathcal{A}	2		
I	BCD CO	олит	SEQUEN	ICE		<u> </u>)			
		Г		(OUTF	UT.				
			COUNT	Q ₀ Q						
		F	0	40 G	1	Q ₂ Q ₃				
			0				~			
			1	н		L				



BCD COUNT SEQUENCE

COUNT		OU	TPUT		
COUNT	Q ₀	Q ₁	Q ₂	Q ₃	
0	L	L	L	L	
1	н	L	L	L	
2 3	L	Н	L	L	
3	н	Н	L	L	
4	L	L	Н	L	
5	Н	L	Н	L	
6	L	Н	Н	L	
7	Н	Н	Н	L	
8	L	L	L	Н	
9	н	L	L	Н	

NOTE: Output Q0 is connected to Input CP1 for BCD count.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

LS290 MODE SELECTION

LS293 MODE SELECTION

RESET	INPUTS	OUTPUTS								
MR ₁	MR ₂	Q ₀	Q 1	Q ₂	Q ₃					
Н	Н	L	L	L	L					
L	Н		Count							
Н	L	Count								
L	L		C	ount						

TRUTH TABLE

COUNT				
COONT	Q ₀	Q ₁	Q ₂	Q_3
0	L	L	L	L
1	Н	L	L	L
2	L	н	L	L
3	н	н	L	L
4	L	L	н	L
5	н	L	н	L
6	L	н	Н	L
7	н	н	Н	L
8	L	L	L	Н
9	н	L	L	Н
10	L	н	L	Н
11	н	н	L	н
12	L	L	н	н
13	н	L	Н	Н
14	L	н	Н	H
15	Н	Н	н	Н

GUARANTEED OPERATING RANGES

		L	н	L	L						
	3	н	н	L	L						
	4	L	L	н	L						
	5	н	L	н	L					•	
	6	L	н	н	L						
	7	н	н	Н	L					χQ [*]	
	8	L	L	L	Н				6		
	9	н	L	L	Н)	
	10	L	н	L	Н					~	
	11	н	н	L	Н						
	12	L	L	Н	н			0.		9	
	13	Н	L	Н	Н			$\sim c$		•	
	14	L	Н	н	Н						
	15	Н	Н	н	Н		5				
No	ote: Output Q ₀	connecte	d to inpu	t CP ₁ .							
								2.50	7		
UARANI	EED OPE	RATING	RAN	GES			5 2				
Symbol			Pa	arameter	r)			Min	Тур	Max	Unit
						.CY	54	4.5	5.0	5.5	V
Vcc	V vlaguZ	oltade									
Vcc	Supply V	oltage					74	4.75	5.0	5.25	
V _{CC}			ot Tomp		Dango						°C
	Supply V		nt Temp	erature F	Range	Sall of	54	-55	25	125	°C
T _A	Operating	g Ambier		perature F	Range		54 74			125 70	
T _A		g Ambier		perature F	Range		54	-55	25	125	°C mA
V _{CC} T _A IOH	Operating	g Ambier urrent —	- High	perature F	Range		54 74	-55	25	125 70	_

SN74LS290

/іL /он /оL	Parameter Input HIGH Voltage Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage Input HIGH Current	54 74 54 74 54,74 74	Min 2.0 2.5 2.7	Typ -0.65 3.5 3.5	Max 0.7 0.8 -1.5	Unit V V	Guaranteed Inpu All Inputs	t Conditions t HIGH Voltage for t LOW Voltage for - 18 mA
/он /оц IH	Input LOW Voltage Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage	74 54 74 54, 74	2.5	3.5	0.8	v v	All Inputs Guaranteed Input All Inputs	t LOW Voltage for
′ік ′он И	Input Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage	74 54 74 54, 74		3.5	0.8	V	All Inputs	ç
V _{IK} V _{OH} VOL IH	Output HIGH Voltage Output LOW Voltage	54 74 54, 74		3.5			•	–18 mA
V _{OH} V _{OL} IH	Output HIGH Voltage Output LOW Voltage	54 74 54, 74		3.5	-1.5		$V_{CC} = MIN, I_{IN} =$	–18 mA
V _{OL} IH	Output LOW Voltage	74 54, 74						
IH		54, 74	2.1			V V	V _{CC} = MIN, I _{OH} = or V _{IL} per Truth T	
IH		74		0.25	0.4	V V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN
	Input HIGH Current			0.35	0.5	V	I _{OL} = 8.0 mA	V _{IN} = V _{IL} or V _{IH} per Truth Table
	Input mon ourient				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
IL					0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V
	MS, MR CP ₀ <u>CP₁</u> (LS290) <u>CP₁</u> (LS293)				-0.4 -2.4 -3.2 -1.6	mA	V _{CC} = MAX, V _{IN}	= 0.4 V
OS	Short Circuit Current (Note	1)	-20		-100	mA	V _{CC} = MAX	0.
СС	Power Supply Current				15	mA	V _{CC} = MAX	
	CP ₀ CP ₁ (LS290) CP ₁ (LS293) Short Circuit Current (Note Power Supply Current than one output should be shorted	CON LEPP	OEV TAC	CE CE	JR H	OR		

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SN74LS290

AC CHARACTERISTICS (T_A = 25°C, V_{CC} = 5.0 V, C_L = 15 pF)

				LS293		1		
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	CP ₀ Input Clock Frequency	32			32			MHz
f _{MAX}	CP ₁ Input Clock Frequency	16			16			MHz
t _{PLH} t _{PHL}	Propagation Delay, \overline{CP}_0 Input to Q_0 Output		10 12	16 18		10 12	16 18	ns
t _{PLH} t _{PHL}	\overline{CP}_0 Input to Q_3 Output		32 34	48 50		46 46	70 70	ns
t _{PLH} t _{PHL}	CP ₁ Input to Q ₁ Output		10 14	16 21		10 14	16 21	ns
t _{PLH} t _{PHL}	CP ₁ Input to Q ₂ Output		21 23	32 35		21 23	32 35	ns
t _{PLH} t _{PHL}	\overline{CP}_1 Input to Q_3 Output		21 23	32 35		34 34	51 51	ns
t _{PHL}	MS Input to Q_0 and Q_3 Outputs		20	30				ns
t _{PHL}	MS Input to Q_1 and Q_2 Outputs		26	40			, C	ns
t _{PHL}	MR Input to Any Output		26	40		26	40	ns

AC SETUP REQUIREMENTS (T_A = 25° C, V_{CC} = 5.0 V)

		0	Lim	its		
		LS	290	LS	293	
Symbol	Parameter	Min	Max	Min	Max	Unit
t _W	CP _{0 Pulse Width}	15		15		ns
t _W	CP _{1 Pulse Width}	30		30		ns
t _W	MS Pulse Width	15				ns
t _W	MR Pulse Width	15		15		ns
t _{rec}	Recovery Time MR to CP	25		25		ns

RECOVERY TIME (t_{rec}) is defined as the minimum time required between the end of the reset pulse and the clock transition form HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

AC WAVEFORMS



*The number of Clock Pulses required between the tPHL and tPLH measurements can be determined from the appropriate Truth Tables.





ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personse and regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative