SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- 3-State Outputs Drive Bus Lines Directly
- Sign Extend Function
- Direct Overriding Clear

description

These low-power Schottky eight-bit shift registers feature multiplexed input/output data ports to achieve full eight-bit data handling in a single 20-pin package. Serial data may be entered into the shift-right register through either the D0 or the D1 input as selected by the data select input. A serial output (QH') is also provided to facilitate expansion. Synchronous parallel loading is accomplished by taking both the register enable and the S/P inputs low. This places the three-state input/output ports in the data input mode. Data are entered on the low-to-high transition of the clock. The data extend function repeats the sign in the QA flip-flop during shifting. A direct overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not interfere with synchronous operation of the register.

SN54LS322A J OR W PACKAGE
SN74LS322A DW OR N PACKAGE
(TOP VIEW)

(101		
G [1]	20	V _{CC}
S/P [2	19	DS
D0] 3	18	SE
A/QA] 4	17	D1
C/QC] 5	16	B/Q _B
E/QE [6	15	D/QD
G/QG] 7	14	F/Q _F
OE] 8	13	H/Q _H
CLR] 9	12	Q _H ,
GND] 10	11	CLK

SN54LS322A . . . FK PACKAGE (TOP VIEW)



FUNCTION TABLE

	INPUTS								INPUTS/OUTPUTS						
OPERATION	CLR	REGISTER ENABLE G	S/P	SIGN EXTEND SE	DATA SELECT DS	OUTPUT ENABLE OE	CLK	A/Q _A	₿/Q _₿	c/q _C	н/о _н	OUTPUT ^Q H			
Olaan	L	н	Х	Х	X	L	X	L	L	L	L	L			
Clear	L	×	н	X	×	L	×	L	L	L	L	L			
Hold	н	н	X	X	X	L	×	Q _{A0}	Q _{B0}	Q _{C0}	QH0	Q _{H0}			
Shift Right	н	L	Н	н	L	L	t	D0	QAn	Q _{Bn}	Q _{Gn}	Q _{Gn}			
Shift Right	н	L L	н	н	н	L	t	D1	Q _{An}	Q _{Bn}	QGn	Q _{Gn}			
Sign Extend	Н	L	н	L	X	L	t	Q _{An}	Q _{An}	Q _{Bn}	Q _{Gn}	Q _{Gn}			
Load	н	L	L	Х	X	Х	t	а	b	с	h	h			

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/P input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

H = high level (steady state)

L = low level (steady state)

X = irrelevant (any input, including transitions)

t = transition from low to high level

 $\Omega_{A0} \dots \Omega_{H0}$ = the level of Ω_A through Ω_H , respectively, before the indicated steady-state conditions were established

 $Q_{An} \dots Q_{Hn}$ = the level of Q_A through Q_H , respectively, before the most recent \uparrow transition of the clock

D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively

a... h = the level of steady-state inputs at inputs A through H respectively



Copyright © 1988, Texas Instruments Incorporated

SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

logic diagram (positive logic)





SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

logic symbol[†]



 $^{\dagger} This$ symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

schematics of inputs and outputs





SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) .											•		7 V
Input voltage			•	•	 •			•			•		7 V
Off-state output voltage	 •	• •	•	•		•		•	•	•			7 V
Operating free-air temperature range:													
													$0^{\circ}C$ to $70^{\circ}C$
Storage temperature	 •	• •	•	•	 •	•			•	•			-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN	154LS32	22A	SN				
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage				0.7			0.5	V	
юн	High-level output current	Q _A thru Q _H			- 1			-2.6		
'UH		Q _H ′			-0.4			-0.4	mA	
IOL	Low-level output current	Q _A thru Q _H			12			24		
-OL		Q _H ′			4			8	mA	
f _{clock}	Clock frequency		0		20	0		20	MHz	
^t w(clock)	Width of clock pulse	Clock high	30	4944		30				
		Clock low	10			10			ns	
tw(clear)		Clear low	20			20			ns	
		Data select	101			101				
	Setup time	High-level data [†]	20†			20†			1	
t _{su}		Low-level data [†]	20†			20†				
su		Clear inactive-state	201			201			ns	
		Register enable G high	351	•		351				
		Register enable G low	501			501				
		Data select	101			10†				
th	Hold time	Data [†]	21			21				
งก		Register enable	0.1						ns	
		high or low	01			10				
тд	Operating free-air temperature		- 55		125	0		70	°C	

[†]Data includes the two serial inputs and the eight input/output data lines.

The arrow indicates that the rising edge of the clock pulse is used for reference.



SDLS159 - OCTOBER 1977 - REVISED MARCH 1988

DAI	RAMETER	METER TEST CONDITIONS [†]		uc†	SI	154LS32	22A	SN			
PAI	RAMETER	IE	STCONDITION	151	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	l _l = – 18 mA				- 1.5			- 1.5	V
N.	Q _A thru Q _H	V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	2.4	3.2		2.4	3.1		v
∨он	Q _H '	IOH = MAX			2.5	3.4		2.7	3.4		V
	Q _A thru Q _H	and the second	·····	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
V _{OL}		V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 24 mA					0.35	0.5	v
VOL	QH	VIL = MAX		IOL = 4 mA		0.25	0.4		0.25	0.4	V .
	CH			IOL = 8 mA					0.35	0.5	
IOZH	Q _A thru Q _H	$V_{CC} = MAX,$	V _{IH} = 2 V,	V ₀ = 2.7 V			40			40	μA
IOZL	Q _A thru Q _H	V _{CC} = MAX,	V _{IH} = 2 V,	V _O = 0.4 V			- 0.4			- 0.4	mA
	A thru H	V _{CC} = MAX	V _I = 5.5 V				0.1			0.1	
I _I	Data select			VI = 7 V			0.2			0.2	-
1	Sign extend		VCC - MAA		V ₁ = 7 V		0.3			0.3	mA
	Any other			V1 = 7 V			0.1			0.1	
	A thru H, DS						40			40	
Чн	Sign extend	V _{CC} = MAX,	V _I = 2.7 V				60			60	μA
	Any other						20			20	
	Data select		******				- 0.8			- 0.8	
ηL	Sign extend	V _{CC} = MAX,	V _I = 0.4 V				- 1.2			- 1.2	mA
	Any other						- 0.4	1		- 0.4	1
1008	Q _A thru Q _H		N - 0.05	N //	- 15		- 65	- 30		- 130	
los§	Q _H ′	$v_{CC} = w_{AX},$	vo = 2.25	V (for 54LS only)	- 10		- 50	- 20		- 100	mA
Icc		V _{CC} = MAX				35	60	1	35	60	mA

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONI	MIN	түр	MAX	UNIT	
f _{max}			See Note 2		20	35		MHz
tPLH	CLK	Q _H '	R _L = 2 kΩ,	0 - 15 - 5		22	33	
tPHL		Ч	See Note 2	C _L = 15 pF,		26	35	ns
tPHL	CLR	Q _H '				27	35	ns
^t PLH	CLK	O athress O	- RL = 665 Ω, See Note 2			16	25	
^t PHL	ULK	Q _A thru Q _H				22	33	ns
^t PHL	CLR	Q _A thru Q _H		CL = 45 pF,		22	35	ns
^t PZH		Q_A thru Q_H				15	35	
tPZL	ŌE					15	35	ns
tPHZ		O a three O a	R _L = 665 Ω,	$C_1 = 5 pF$,		15	25	
^t PLZ	ŌĒ	Q _A thru Q _H	See Note 2	-		15	25	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

 $\P_{\mathsf{f}_{\mathsf{max}}} \equiv \mathsf{maximum \ clock \ frequency}$

tpzL ≡ output enable time to low level

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output $t_{PHZ} \equiv$ output disable time from high level

 $t_{\text{PHL}} \equiv \text{propagation delay time, high-to-low-level output} \qquad t_{\text{PLZ}} \equiv \text{output disable time from low level}$

 $t_{PZH} \equiv output enable time to high level$

NOTE 2: For testing fmax, all outputs are loaded simultaneously, each with CL and RL as specified for the propagation times, Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated