
SCLS498A - MAY 2003 - REVISED MAY 2004

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree†
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2.3 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates

T Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Edge Triggered From Active-High or Active-Low Gated Logic Inputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Retriggerable for Very Long Output Pulses, Up To 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



description/ordering information

The SN74LV123A is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V V_{CC} operation.

This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method, the \overline{A} input is low, and the B input goes high. In the second method, the B input is high, and the \overline{A} input goes low. In the third method, the \overline{A} input is low, the B input is high, and the clear (\overline{CLR}) input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between C_{ext} and R_{ext}/C_{ext} (positive) and an external resistor connected between R_{ext}/C_{ext} and V_{CC} . To obtain variable pulse durations, connect an external variable resistance between R_{ext}/C_{ext} and V_{CC} . The output pulse duration also can be reduced by taking \overline{CLR} low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The \overline{A} , B, and \overline{CLR} inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

ORDERING INFORMATION

TA	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 105°C	TSSOP - PW	Tape and reel	SN74LV123ATPWREP	L123AEP

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS498A - MAY 2003 - REVISED MAY 2004

description/ordering information (continued)

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (\overline{A}) or high-level-active (B) input. Pulse duration can be reduced by taking \overline{CLR} low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.

During power up, Q outputs are in the low state, and \overline{Q} outputs are in the high state. The outputs are glitch free, without applying a reset pulse.


This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

FUNCTION TABLE (each multivibrator)

	(500.		,			
	INPUTS		OUTPUTS			
CLR	Ā	В	Q	Q		
L	Х	Х	L	Н		
Х	Н	X	∟†	H [†]		
Х	Χ	L	L†	H [†]		
Н	L	\uparrow	Л	Т		
Н	\downarrow	Н	Л	T		
1	L	Н	Л	ъ		


[†] These outputs are based on the assumption that the indicated steady-state conditions at the A and B inputs have been set up long enough to complete any pulse started before the setup.

logic diagram, each multivibrator (positive logic)



SCLS498A - MAY 2003 - REVISED MAY 2004

input/output timing diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} –0.	5 V to 7 V
Input voltage range, V _I (see Note 1)	5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	5 V to 7 V
Output voltage range in high or low state, VO (see Notes 1 and 2)0.5 V to VO	CC + 0.5 V
Output voltage range in power-off state, V _O (see Note 1)	5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$)	. –20 mA
Output clamp current, I_{OK} ($V_O < 0$)	. –50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	. ±25 mA
Continuous current through V _{CC} or GND	. ±50 mA
Package thermal impedance, θ_{JA} (see Note 3)	113°C/W
Storage temperature range, T _{stg} –65°C	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 5.5 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS498A - MAY 2003 - REVISED MAY 2004

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2	5.5	V	
		V _{CC} = 2 V	1.5			
.,	LPak Lavel Secret vellage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7] ,,	
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} × 0.7			
		V _{CC} = 2 V		0.5		
Mar	Laur laural imputuralta ma	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	V	
VIL	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	V	
VO	Output voltage		0	Vcc	V	
		V _{CC} = 2 V		-50	μΑ	
1	High level cutout compat	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		
ЮН	High-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12		
		V _{CC} = 2 V		50	μΑ	
	Lave been autout comment	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		
lOL	Low-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		6	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12		
-	Fortunal distance states	V _{CC} = 2 V	5k			
R _{ext}	External timing resistance	V _{CC} ≥ 3 V	1k		Ω	
C _{ext}	External timing capacitance		No res	triction	pF	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		1		ms/V	
T _A	Operating free-air temperature		-40	105	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS498A - MAY 2003 - REVISED MAY 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS		Vcc	MIN	TYP	MAX	UNIT	
		$I_{OH} = -50 \mu\text{A}$		2 V to 5.5 V	V _{CC} -0.1				
		I _{OH} = −2 mA		2.3 V	2			.,	
VOH		I _{OH} = -6 mA		3 V	2.48			V	
		I _{OH} = −12 mA		4.5 V	3.8				
VOL		I _{OL} = 50 μA		2 V to 5.5 V			0.1		
		I _{OL} = 2 mA		2.3 V			0.4	.,	
		I _{OL} = 6 mA		3 V			0.44	V	
		I _{OL} = 12 mA		4.5 V			0.55		
	R _{ext} /C _{ext} †	V _I = 5.5 V or GND		2 V to 5.5 V			±2.5		
lį.		V _I = 5.5 V or GND		0			±1	μΑ	
	A, B, and CLR			0 to 5.5 V			±1		
Icc	Quiescent	$V_I = V_{CC}$ or GND,	= 0	5.5 V			20	μΑ	
				3 V			280		
ICC	Active state (per circuit)	$V_I = V_{CC}$ or GND,		4.5 V			650	μА	
(per orrotal)		$R_{\text{ext}}/C_{\text{ext}} = 0.5 \text{ VCC}$		5.5 V			975	 	
l _{off}		V_I or $V_O = 0$ to 5.5 V		0			5	μΑ	
_		V V ~ CND		3.3 V		1.9			
Ci		$V_I = V_{CC}$ or GND		5 V		1.9		pF	

[†] This test is performed with the terminal in the off-state condition.

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				TEST CONDITIONS			T _A = 25°C			
		TEST CC	MIN	TYP	MAX	MIN	MAX	UNIT		
	Pulse	CLR			5			5		
t _W	duration	A or B trigger]		5			5		ns
			$R_{ext} = 1 k\Omega$	C _{ext} = 100 pF	‡	76		‡		ns
trr	Pulse retrigger time	Pulse retrigger time		$C_{ext} = 0.01 \mu F$	‡	1.8		‡		μS

[‡] See retriggering data in the *application information* section.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			TEOT 00	TEST CONDITIONS			T _A = 25°C			
		TEST CC	MIN	TYP	MAX	MIN	MAX	UNIT		
	Pulse	CLR			5			5		
t _W	duration	A or B trigger]	5			5		ns	
	t _{rr} Pulse retrigger time		D 410	C _{ext} = 100 pF	‡	59		‡		ns
τrr			$R_{ext} = 1 k\Omega$	$C_{ext} = 0.01 \mu F$	‡	1.5		‡		μS

[‡] See retriggering data in the application information section.



SCLS498A - MAY 2003 - REVISED MAY 2004

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	TEST	T,	չ = 25°C	;	B. A.I.N.I	MAY	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT
	A or B	Q or Q			11.8	24.1	1	27.5	
^t pd	CLR	Q or $\overline{\mathbb{Q}}$	C _L = 50 pF		10.5	19.3	1	22	ns
	CLR trigger	Q or $\overline{\mathbb{Q}}$			12.3	25.9	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		182	240		300	ns
t _W †		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{\text{ext}} = 0.01 \mu\text{F},$ $R_{\text{ext}} = 10 k\Omega$	90	100	110	90	110	μs
			C_L = 50 pF, C_{ext} = 0.1 μ F, R_{ext} = 10 k Ω	0.9	1	1.1	0.9	1.1	ms
Δt _W ‡			C _L = 50 pF		±1				%

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

-										
DADAMETED	FROM	то	TEST	T,	չ = 25°C	;	MINI	MAY	LINUT	
PARAMETER	(INPUT)	(OUTPUT)	PUT) CONDITIONS		TYP	MAX	MIN	MAX	UNIT	
	A or B	Q or Q			8.3	14	1	16		
^t pd	CLR	Q or Q	C _L = 50 pF		7.4	11.4	1	13	ns	
	CLR trigger	Q or $\overline{\mathbb{Q}}$			8.7	14.9	1	17	İ	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		167	200		240	ns	
_{tw} †	Q or $\overline{\mathbb{Q}}$	Q or $\overline{\overline{Q}}$	C_L = 50 pF, C_{ext} = 0.01 μ F, R_{ext} = 10 k Ω	90	100	110	90	110	μS	
			C_L = 50 pF, C_{ext} = 0.1 μ F, R_{ext} = 10 k Ω	0.9	1	1.1	0.9	1.1	ms	
Δt _W ‡					±1				%	

 $[\]dagger t_W = Duration of pulse at Q and <math>\overline{Q}$ outputs

operating characteristics, T_A = 25°C

	PARAMETER	TEST CO	VCC	TYP	UNIT	
C		0. 505	f 40 MH-	3.3 V	44	
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	49	p⊦




[†] t_W = Duration of pulse at Q and \overline{Q} outputs ‡ Δt_W = Output pulse-duration variation (Q and \overline{Q}) between circuits in same package

 $^{^{\}ddagger}\Delta t_W = \text{Output pulse-duration variation (Q and } \overline{Q})$ between circuits in same package

SCLS498A - MAY 2003 - REVISED MAY 2004

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$.
- C. The outputs are measured one at a time, with one input transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms


APPLICATION INFORMATION[†]











[†]Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.







ti.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins F	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LV123ATPWREP	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/03661-01XE	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV123A-EP:

Catalog: SN74LV123A

Automotive: SN74LV123A-Q1

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV123ATPWREP	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV123ATPWREP	TSSOP	PW	16	2000	367.0	367.0	35.0

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

roducts		Applications
	ti aaaa/adia	A

Pr

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio www.ti.com/communications **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity