
SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- **Designed for Multipoint Bus Transmission** on Long Bus Lines in Noisy Environments
- **3-State Outputs**
- Common-Mode Input Voltage Range of -12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k Ω Min
- **Operate From Single 5-V Supply**
- **Low Power Requirements**
- Pin-to-Pin Replacement for AM26LS32


description

The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of –12 V to 12 V. Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

SN55173...J PACKAGE **SN65173, SN75173...D OR N PACKAGE** (TOP VIEW)



SN55173 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

THE SN55173 IS NOT RECOMMENDED FOR NEW DESIGNS.

The SN55173 is characterized over the full military temperature range of -55°C to 125°C. The SN65173 is characterized for operation from -40 °C to 85 °C. The SN75173 is characterized for operation from 0 °C to 70 °C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



AVAILABLE OPTIONS

	PACKAGED DEVICES					
TA	PLASTIC SMALL OUTLINE (D)	PLASTIC CHIP CARRIER (FK)	CERAMIC DIP	PLASTIC DIP (N)		
0°C to 70°C	SN75173D	_	_	SN75173N		
-40°C to 85°C	SN65173D	_	_	SN65173N		
−55°C to 125°C	_	SN55173FK	SN55173J	_		


The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN75173DR).

FUNCTION TABLE (each receiver)

DIFFERENTIAL	ENA	BLES	OUTPUT	
A–B	G	G	Υ	
V>02V	Н	Х	Н	
V _{ID} ≥ 0.2 V	Х	L	Н	
0.2 \/ 4 \/ 15 4 0.2 \/	Н	Х	?	
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	Х	L	?	
V-> < 0.2 V	Н	Х	L	
V _{ID} ≤ -0.2 V	Х	L	L	
X	L	Н	Z	
Open circuit	Х	L	Н	
Open circuit	Н	Χ	Н	

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


logic symbol †



 \dagger This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

schematics of inputs and outputs



SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

- implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
 - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
FK	1375 mW	11 mW/°C	880 mW	275 mW
J	1375 mW	11 mW/°C	880 mW	275 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Cumply veltage Va a	SN55173		5	5.5	V	
Supply voltage, VCC	SN65173, SN75173	4.75	5	5.25	V	
Common-mode input voltage, V _{IC}				±12	V	
Differential input voltage, V _{ID}				±12	V	
High-level enable-input voltage, VIH		2			V	
Low-level enable-input voltage, V _{IL}				0.8	V	
High-level output current, IOH				-400	μΑ	
Low-level output current, IOL				16	mA	
	SN55173	-55		125		
Operating free-air temperature, TA	SN65173	-40		85	°C	
	SN75173	0		70		

SLLS144E - OCTOBER 1980 - REVISED APRIL 2000

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

	PARAMETER	TES	T CONDITIONS		MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$V_0 = 2.7 V$,	$I_{O} = -0.4 \text{ mA}$				0.2	V
V _{IT} _	Negative-going input threshold voltage	$V_0 = 0.5 V$,	I _O = 16 mA		-0.2‡			V
V _{hys}	Hysteresis (V _{IT+} – V _{IT} –)	See Figure 4			50		mV	
VIK	Enable-input clamp voltage	I _I = -18 mA					-1.5	V
		utput voltage V_{ID} = 200 mV, I_{OH} = -400 μ A		SN55173	2.5			V
VOH	High-level output voltage		SN65173, SN75173	2.7			V	
\/a.	$V_{ID} = -200 \text{ mV}$, See Figure 1	\/ 000 \/	Can Figure 4	$I_{OL} = 8 \text{ mA}$			0.45	V
VOL		I _{OL} = 16 mA			0.5	٧		
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V				±20	μΑ	
1.	Line input current	Other input at 0 V,	See Note 3	V _I = 12 V			1	mA
'		Other input at 0 v,		V _I = −7 V			-0.8	IIIA
lн	High-level enable-input current	V _{IH} = 2.7 V					20	μΑ
I _{IL}	Low-level enable-input current	V _{IL} = 0.4 V					-100	μΑ
rį	Input resistance				12			kΩ
los	Short-circuit output current				-15		-85	mA
Icc	Supply current	Outputs disabled					70	mA


NOTE 3: Refer to TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V,}$ $C_L = 15 \text{ pF,}$ See Figure 1			20	35	ns
tPHL	Propagation delay time, high-to-low-level output				22	35	ns
tPZH	Output enable time to high level	$C_L = 15 pF$,	See Figure 2		17	22	ns
tpzL	Output enable time to low level	$C_L = 15 pF$,	See Figure 3		20	25	ns
tPHZ	Output disable time from high level	$C_L = 5 pF$,	See Figure 2		21	30	ns
tPLZ	Output disable time from low level	$C_L = 5 pF$,	See Figure 3		30	40	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

PARAMETER MEASUREMENT INFORMATION




[†] Voltage for the SN55173 only.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns

Figure 1. tplH, tpHL Test Circuit and Voltage Waveforms



† Voltage for the SN55173 only.


NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_r \le 6$ ns, $t_f \le 6$ ns
- C. All diodes are 1N916, or equivalent.
- D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .

Figure 2. t_{PHZ}, t_{PZH} Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns
- C. All diodes are 1N916, or equivalent.
- D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .

Figure 3. tpzl, tpLZ Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS[†]








Figure 5

[†] Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS†





LOW-LEVEL OUTPUT VOLTAGE
vs





Figure 8


OUTPUT VOLTAGE vs ENABLE G VOLTAGE




[†]Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS



APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 12. Typical Application Circuit



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated