

SLLS039B - OCTOBER 1980 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11.
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of –7 V to 12 V
- Active-High Enable
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates From Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable With MC3487

# description

The SN75174 is a monolithic quadruple differential line driver with 3-state outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA-422-B and RS-485 and ITU Recommendation V.11. The device is optimized for balanced multipoint bus transmission at rates up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.





**DW PACKAGE** 

NC - No internal connection

The SN75174 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75174 is characterized for operation from 0°C to 70°C.

# FUNCTION TABLE (each driver)

INPUT	ENABLE	OUTPUTS			
INFO	ENABLE	Υ	Z		
Н	Н	Н	L		
L	Н	L	Н		
X	L	Z	Z		

H = TTL high level, X = irrelevant,


L = TTL low level, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram, each driver (positive logic)



# schematics of inputs and outputs





SLLS039B - OCTOBER 1980 - REVISED MAY 1995

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	
Output voltage range, VO	
Input voltage, V <sub>I</sub>	5.5 \
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
N	1150 mW	9.2 mW/°C	736 mW

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, V <sub>IL</sub>			0.8	V
Common-mode output voltage, V <sub>OC</sub>		-	7 to 12	V
High-level output current, IOH			-60	mA
Low-level output current, IOL			60	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to the network ground terminal.

SLLS039B - OCTOBER 1980 - REVISED MAY 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST (	CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон	High-level output voltage	$V_{IH} = 2 \text{ V},$ $I_{OH} = -33 \text{ mA}$	V <sub>IL</sub> = 0.8 V,		3.7		V
VOL	Low-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 33 mA	V <sub>IL</sub> = 0.8 V,		1.1		V
٧o	Output voltage	I <sub>O</sub> = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0		1.5	6	6	V
IV <sub>OD2</sub> I	Differential output voltage	$R_L = 100 \Omega$ , See Figure 1		1/2 V <sub>OD1</sub> or 2 <sup>‡</sup>			V
		$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.5	5	V
V <sub>OD3</sub>	Differential output voltage	See Note 2		1.5		5	V
Δ V <sub>OD</sub>	Change in magnitude of differential output voltage§					±0.2	V
Voc	Common-mode output voltage¶	$R_L = 54 \Omega \text{ or } 10$	$00 \Omega$ , See Figure 1			+3 -1	V
∆IVocI	Change in magnitude of common-mode output voltage§					±0.2	٧
I <sub>O</sub>	Output current with power off	V <sub>CC</sub> = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μΑ
IOZ	High-impedance-state output current	$V_0 = -7 \text{ V to } 1$	2 V			±100	μΑ
lН	High-level input current	V <sub>I</sub> = 2.7 V				20	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.5 V				-360	μΑ
		V <sub>O</sub> = -7 V				-180	
los	Short-circuit output current	VO = VCC				180	mA
		V <sub>O</sub> = 12 V				500	
loo	Supply current (all drivers)	No load	Outputs enabled		38	60	mA
Icc	Output		Outputs disabled		18	40	IIIA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

NOTE 2: See EIA Standard RS-485.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	ARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
td(OD)	Differential-output delay time	$R_1 = 54 \Omega$	See Figure 2		45	65	ns
t <sub>t</sub> (OD)	Differential-output transition time	KL = 54 52,	See Figure 2		80	120	ns
<sup>t</sup> PZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 3		80	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 4		55	80	ns
<sup>t</sup> PHZ	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 3		75	115	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 3		18	30	ns



 $<sup>\</sup>ddagger$  The minimum VOD2 with a 100- $\Omega$  load is either 1/2 VOD1 or 2 V, whichever is greater.

<sup>§ ∆|</sup>V<sub>OD</sub>| and ∆|V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

<sup>¶</sup> In ANSI Standard EIA/TIA-422-B, V<sub>OC</sub>, which is the average of the two output voltages with respect to ground, is called output offset voltage, V<sub>OS</sub>.

#### **SYMBOL EQUIVALENTS**

DATA SHEET PARAMETER	EIA/TIA-422-B	RS-485
Vo	$V_{oa}$ , $V_{ob}$	V <sub>oa</sub> , V <sub>ob</sub>
IVOD1I	Vo	V <sub>O</sub>
IV <sub>OD2</sub> I	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
l <sub>V</sub> OD3		V <sub>t</sub> (Test Termination) Measurement 2)
Δ V <sub>OD</sub>	$  V_t  -  \overline{V}_t  $	$   V_t  -  \overline{V}_t   $
Voc	V <sub>os</sub>	V <sub>os</sub>
Δ VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I <sub>sa</sub>  , I <sub>sb</sub>	
lo	$ I_{xa} , I_{xb} $	l <sub>ia</sub> ,l <sub>ib</sub>

# PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages




NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $t_{\Gamma} \le 5$  ns,  $t_{\Gamma} \le 5$  ns, PRR  $\le 1$  MHz, duty cycle = 50%,  $Z_{O} = 50 \Omega$ .

B. C<sub>L</sub> includes probe and stray capacitance.

Figure 2. Differential-Output Test Circuit and Voltage Waveforms


### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_f \leq$  5 ns,  $Z_O = 50 \ \Omega$ .

B. C<sub>L</sub> includes probe and stray capacitance.

Figure 3. Test Circuit and Voltage Waveforms



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle = 50%,  $t_f \leq$  5 ns,  $Z_O = 50 \ \Omega$ .

B. C<sub>L</sub> includes probe and stray capacitance.

Figure 4. Test Circuit and Voltage Waveforms



### **TYPICAL CHARACTERISTICS**




Figure 5




Figure 6




Figure 7






Figure 8

### TYPICAL CHARACTERISTICS



### **APPLICATION INFORMATION**



NOTE: The line length should be terminated at both ends in its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 11. Typical Application Circuit



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated