
SLLS021E - JUNE 1986 - REVISED MAY 1998

- 8-Channel Bidirectional Transceiver
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)
- Power-Up/Power-Down Protection (Glitch Free)



### description

### NOT RECOMMENDED FOR NEW DESIGNS

The SN75ALS163 octal general-purpose interface bus transceiver is a monolithic, high-speed, advanced low-power Schottky device. It is designed for two-way data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or 3-state mode. If talk enable (TE) is high, these outputs have the characteristics of open-collector outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and 400 mV minimum of hysteresis for increased noise immunity.

Output glitches during power up and power down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ .

The SN75ALS163 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **Function Tables**

### **EACH DRIVER**

	INPUTS	OUTPUT	
D	TE	PE	В
Н	Н	Н	Н
L	Н	Χ	L
Н	X	L	Z
Х	L	X	Z


### **EACH RECEIVER**

	INPUTS		OUTPUT
В	TE	PE	D
L	L	Χ	L
Н	L	X	Н
Х	Н	Χ	z

H = high level, L = low level,


X = irrelevant, Z = high-impedance state

# logic symbol†




- <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

# logic diagram (positive logic)





## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	5.5 V
Low-level driver output current	100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2)	97°C/W
Storage temperature range, T <sub>stq</sub>	. − 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

### recommended operating conditions

		N	ΛIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4	.75	5	5.25	V
High-level input voltage, VIH			2			V
Low-level input voltage, V <sub>IL</sub>					0.8	V
High-level output current, IOH	Bus ports with pullups active				- 5.2	mA
	Terminal ports				- 800	μΑ
Lauriana antanta antanta antanta de la composito de la composi	Bus ports				48	A
Low-level output current, IOL	Terminal ports				16	mA
Operating free-air temperature, TA			0		70	°C

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

SLLS021E - JUNE 1986 - REVISED MAY 1998

# electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)

	PARAMETER		TE	EST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK	Input clamp voltage		I <sub>I</sub> = -18 mA			- 0.8	-1.5	V
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> – V <sub>T</sub> )	Bus			0.4	0.65		V
\/a	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$ ,	TE at 0.8 V	2.7	3.5		V
VOH	nigri-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V	2.5	3.3		V
\/o.	Low lovel output voltage	Terminal	$I_{OL} = 16 \text{ mA},$	TE at 0.8 V		0.3	0.5	V
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA},$	TE at 2 V		0.35	0.5	V
IOH	High-level output current (open-collector mode)	Bus	V <sub>O</sub> = 5.5 V,	PE at 0.8 V, D and TE at 2 V			100	μΑ
1	Off-state output current	Bus	PE at 2 V,	V <sub>O</sub> = 2.7 V			20	^
loz	(3-state mode)	bus	TE at 0.8 V	V <sub>O</sub> = 0.5 V			-100	μΑ
Ц	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ
lн	High-level input current	Terminal,	V <sub>I</sub> = 2.7 V			0.1	20	μΑ
Iμ	Low-level input current	PE, or TE	V <sub>I</sub> = 0.5 V			-10	-100	μΑ
	Short-circuit output	Terminal			- 15	- 35	<del>- 7</del> 5	mA
los	current	Bus			- 25	- 50	-125	IIIA
ICC Supply current			No load	Terminal outputs low and enabled		42	65	mA
				Bus outputs low and enabled		52	80	
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 0 \text{ to } 5 \text{ V},$	$V_{I/O} = 0 \text{ to } 2 \text{ V}, \qquad f = 1 \text{ MHz}$		30		pF

 $<sup>\</sup>overline{\dagger}$  All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$ °C.


# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $\rm V_{CC}$ = 5 $\rm V$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP1	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,	7	20	ns	
tPHL	Propagation delay time, high-to-low-level output	Temma	bus	See Figure 1	8	20	115	
tPLH	Propagation delay time, low-to-high-level output	Dua Tambial		C <sub>I</sub> = 30 pF,	7	14		
tPHL	Propagation delay time, high-to-low-level output	Bus	Terminal See Figure 2		ç	14	ns	
tPZH	Output enable time to high level				19	30		
tPHZ	Output disable time from high level	TE	Bus	C <sub>L</sub> = 15 pF,	5	12		
tPZL	Output enable time to low level	'-	Bus	See Figure 3	16	35	ns	
tPLZ	Output disable time from low level				ç	20		
tPZH	Output enable time to high level				13	30		
t <sub>PHZ</sub>	Output disable time from high level	TE	Terminal	$C_{L} = 15 \text{ pF},$	12	20		
tPZL	Output enable time to low level	'-	reminal	See Figure 4	12	20	ns	
tPLZ	Output disable time from low level				11	20		
t <sub>en</sub>	Output pull-up enable time	PE	Bus	C <sub>L</sub> = 15 pF,	11	22		
t <sub>dis</sub>	Output pull-up disable time		Dus	See Figure 5	6	12	ns	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.




### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.


Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms


### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  7 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns,  $t_f$ 

B. CL includes probe and jig capacitance.

Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{Q} = 50 \Omega$ .


B. C<sub>I</sub> includes probe and jig capacitance.

Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms



SLLS021E - JUNE 1986 - REVISED MAY 1998

### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50~\Omega$ .

B. C<sub>L</sub> includes probe and jig capacitance.

Figure 5. PE-to-Bus Test Circuit and Voltage Waveforms

### **TYPICAL CHARACTERISTICS**

# **TERMINAL HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT** $V_{CC} = 5$ V T<sub>A</sub> = 25°C 3.5 V<sub>OH</sub> - High-Level Output Voltage - V 3 2.5 2 1.5 1 0.5 0 0 -10 -15 -20 -25 -30 -35 -40 IOH - High-Level Output Current - mA Figure 6



### **TERMINAL OUTPUT VOLTAGE**

#### VS BUS INPUT VOLTAGE





Figure 8

### TYPICAL CHARACTERISTICS







Figure 9






Figure 11

### PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75ALS163DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS163DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS163DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75ALS163N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jan-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS163DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN75ALS163DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 3-Jan-2013



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS163DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN75ALS163DWR	SOIC	DW	20	2000	367.0	367.0	45.0

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>