	SN75LBC086 DIFFERENTIAL I/O DRIVER/RECEIVER PAIR ER CONTROL, AND COLLISION DETECTION SLLS120A – JUNE 1991 – REVISED SEPTEMBER 1991
 Meets or Exceeds the IEEE STD 802.3I,	DW PACKAGE
Type 10BASE-T	(TOP VIEW)
 Differential (Twisted-Pair) I/O Driver/Receiver 	
 High-Speed Receiver t_{pd} = 50 ns Max 	TXDATAA [] 2 23 [] X2 TXDATAB [] 3 22 [] SQEEN
 Receiver Squelch Circuit Integrity Improved	TXEN [4 21] TX+
With Noise Filter	GND (L) [5 20] TX-
 Jabber Control Prevents Network Lockup 	V _{CC(L)} [] 6 19 [] GND (P)
 Collision Detection for Multiple-User	GND (L) [] 7 18 [] <u>V_{CC(P)}</u>
Networks	RXDATAA [] 8 17 [] FULLD
 Data Link Integrity Monitored With Link	RXDATAB [] 9 16 [] RX+
Test Pulse	<u>RXEN []</u> 10 15 [] RX–
 Externally Addressable Test Register	LOOP [11 14] CTL
Controls Signal Quality Error Testing	LINK [12 13] JABB

- CMOS and Raised ECL Compatible
- 24-Terminal, 300-mil Dual-In-Line Package

description

The SN75LBC086 is a single-channel differential driver/receiver interface device for the medium attachment unit (MAU) used in 10-MHz twisted-pair Ethernet applications. The device uses a 5-V supply and is designed to interface with two pairs of telephone-grade twisted-pair cables coupled through isolation transformers. The functional components of the device include a differential receiver and driver, receiver squelch with noise filter, jabber controls, collision detection, data link monitor, and signal quality error (SQE) testing. The LinBiCMOS[™] process technology is used in the device design to ensure analog precision, low power, and high-speed operation.

The device contains an elaborate receiver-squelch circuit[†] that provides an improved level of noise rejection by qualifying the incoming signal stream with three different criteria. First, the signal is compared to a set threshold voltage level. Then, the pulse duration is compared to a set time window. Last, the signal must follow a set pattern of positive and negative pulses before the circuit finally opens the receiver channel to the incoming data packet.

The jabber control is designed to prevent a defective controller from locking up the network by limiting the data packet transmission time to 20 to 30 ms. When a packet length exceeds 20 to 30 ms, the driver is turned off for about 600 ms. The driver-enable input must be made inactive by the controller during this period before the jabber control will release the driver. The JABB output is active (high) when a jabber condition exists.

Collision detection is used to arbitrate access to the multiuser network. This detection is done logically by monitoring the receive line for a valid signal during a driver transmission. When a collision is detected, this device informs the controller with an active-high CTL output. After a valid packet transmission, the device also performs a signal quality error test causing the CTL output to go active (high). This test is disabled when the SQEEN input goes inactive (high).

The device tests data-link integrity during the idle state by periodically driving the driver line with a unipolar pulse called a link-test pulse. The receiver looks for this link-test pulse on the receive line. A failed line link is indicated by a high-impedance state at the LINK output. This output drives an LED for monitoring if needed.

An internal test register is externally controlled with inputs FULLD and LOOP to select the device testing mode. When in the test mode, serial test-mode control patterns are clocked into the test register through input SQEEN. These control patterns select various modes to test the internal circuits.

[†] Embodies technology covered by one or more Digital Equipment Corporation Patents. LinBiCMOS is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1991, Texas Instruments Incorporated

functional block diagram





Terminal Functions

TERMINAL				
NAME	LEVEL	NO.	I/O	DESCRIPTION
CLKOUT	CMOS	1	0	Clock output. This 10-MHz buffered clock drives other interface devices.
CTL	CMOS	14	0	Control. In normal mode, CTL high indicates a collision. In test mode, status lines are muxed out.
FULLD	TTL	17	Ι	Full-duplex mode. When active (low), the device is placed in the full-duplex operating mode for simple point-to-point communication applications. In the full-duplex mode, the receiver and driver are both active with collision detection disabled. After LOOP and FULLD go active (low), in that order, a device reset is initiated and while both are active (low), test select data clocks into the test register using a 100-ns clock at the X1 input. This terminal is held inactive (high) due to an internal pullup resistor.
GND (L)	GROUND	5 7		Logic grounds. These terminals provide a ground return for the CMOS core logic.
GND (P)	GROUND	19		Power ground. This provides a ground return for the input and output buffers, driver (transmitter), and receiver circuits.
JABB	CMOS	13	0	Jabber control. When a jabber condition exists during normal mode operation, this signal goes active (high) to report jabber-control status to the controller. In the test mode, this provides a multiplexed signal for internal timer and counter functions.
LINK	CMOS	12	0	Link status. This 3-state output indicates the status of the receiver and interface link. When driving an LED (with anode to resistor to V_{CC}), a high-impedance level indicates a failed link and the LED is off. A momentary high level indicates the device is receiving valid data and the LED is blinking on and off. A continuous low level indicates the device is receiving valid link pulses but no data, and the LED is on.
LOOP	TTL	11	Ι	Loop-back mode. When the device is in the normal operating mode (not test mode) and $\overline{\text{LOOP}}$ is active (low), the driver (transmit) data is directed to the receive data path to put the device in the loop-back mode and the driver is turned off. After $\overline{\text{LOOP}}$ and $\overline{\text{FULLD}}$ go active (low), in that order, a device reset is initiated and while both are active (low), test select data clocks into the test register using a 100-ns clock at the X1 input. This terminal is held inactive (high) due to an internal pullup resistor.
RX+		16	Ι	Differential receiver inputs
RX–		15	Т	
RXEN	CMOS	10	0	Receiver squelch status. This provides squelch status information to the controller. When active (high), this signal indicates that the data path is valid or open from the receive channel through the device. An inactive (low) indicates that the receive channel is squelched or closed. This signal is capable of driving an LED monitor.
RXDATAA RXDATAB	CMOS ECL	8 9	0 0	Received-data serial outputs. These outputs provide a choice of logic levels and serial data either from the differential receiver input (RX+ and RX–) or data from the controller (TXDATAA or TXDATAB) when in the loop-back mode. When the receiver is idle, these output levels are normally high. These terminals are held inactive (high) due to an internal pullup resistor.
SQEEN	TTL	22	Ι	Signal-quality error-test enable. In normal operating mode, this enables the SQE test function performed at the end of a data packet transmission. In the test mode, SQEEN is used (with X1 clock) as a serial data input port to load test patterns or selections into the test register. This terminal is held inactive (high) due to an internal pullup resistor.
TX+		21	0	Differential driver outputs
TX-		20	0	
TXEN	TTL	4	Ι	Transmitter (driver) enable. When TXEN is active (high), serial data at the TXDATA inputs starts and stops the driver. When TXEN is inactive (low), the driver begins transmitting an idle signal independent of the TXDATA inputs.
TXDATAA TXDATAB	CMOS ECL	2 3		Transmit-data inputs. A choice of logic-level inputs provide Manchester-encoded serial data to the driver. Internal pullup resistors are included.
V _{CC(L)}	SUPPLY	6		V _{CC} logic power supply. This provides power to the CMOS core logic.
VCC(P)	SUPPLY	18		V_{CC} power supply. This provides power to the input and output buffers, drivers, and receivers.
X1 X2	CMOS	24 23	। О	Crystal input/output. X1 provides an input from an external 10-MHz crystal or another external clock source when the crystal is disconnected. X2 provides an oscillator output.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	–0.5 V to 7 V
Input voltage range at any input, V ₁	–0.5 V to 5.5 V
Output voltage range at any output, Vo	–0.5 V to 7 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: All voltages are with respect to device ground pins GND(L) and GND(P) shorted together.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
DW	1350 mW	10.8 mW/°C	864 mW

recommended operating conditions

			MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.75	5	5.25	V			
	TXDATAA, X1		3.15				
		$T_A = 0^{\circ}C$	0.984V _{CC} -0.922		0.984V _{CC} -0.763		
High-level output voltage, VIH	TXDATAB (see Figure 1)	$T_A = 25^{\circ}C$	0.984V _{CC} -0.877		0.984V _{CC} -0.727	v	
Thigh-level output voltage, vIH	(See Figure T)	$T_A = 70^{\circ}C$	0.984V _{CC} -0.825		0.984V _{CC} -0.645	v	
	TXEN, LOOP, FULLD, SQEEN		2				
	TXDATAA, X1	TXDATAA, X1 0.		0.8			
		$T_A = 0^{\circ}C$	0.75V _{CC} -0.59		0.75V _{CC} -0.375	v	
Low-level output voltage, VIH	TXDATAB (see Figure 1)	T _A = 25°C	0.75V _{CC} -0.55		0.75V _{CC} -0.35		
Low level output voltage, vIH	(See Figure T)	$T_A = 70^{\circ}C$	0.75V _{CC} -0.531		0.75V _{CC} -0.324	v	
TXEN, LOOP, FULLD, SQEEN					0.8		
Differential input voltage, VID		-	0.586		2.8	V	
Common-mode input voltage, V_{IC}			1.8		3.2	V	
Operating free-air temperature, TA			0		70	°C	



electrical characteristics over recommended operating free-air temperature and supply voltage range (unless otherwise noted)

drivers

	PARAME	TER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT	
		CLKOUT, RXDATAA, RXEN, JABB, CTL	I _{OH} = -12 m/	A	3.7			V	
∨он	High-level output			$T_A = 0^{\circ}C$	0.984 V _{CC} -0.922		0.984 V _{CC} -0.763		
	voltage	RXDATAB	See Figure 1	T _A = 25°C	0.984 V _{CC} -0.877		0.984 V _{CC} -0.727	V	
				$T_A = 70^{\circ}C$	0.984 V _{CC} -0.825		0.984 V _{CC} -0.645		
		CLKOUT, RXDATAA, RXEN, JABB, CTL	I _{OL} = 16 mA				0.5	V	
	Low-level output voltage			$T_A = 0^{\circ}C$	0.75 V _{CC} -0.59		0.75 V _{CC} -0.375		
VOL			See Figure 1	$T_A = 25^{\circ}C$	0.75 V _{CC} -0.55		0.75 V _{CC} -0.35	V	
					$T_A = 70^{\circ}C$	0.75 V _{CC} -0.531		0.75 V _{CC} -0.324	
		LINK	$I_{OL} = 12 \text{ mA}$				0.5	V	
V _{OD} Differential-output voltage (peak)		See Figure 2		2.2		2.8	V		
VOD	Differential-output vo	Itage (step)	See Figure 2		1.53		1.982	V	
	Common-mode driver impedance	TX+, TX–			2	5	8	Ω	

receivers

	PARAMETER		TEST CONDITIONS [†]	MIN MAX	UNIT
		TXDATAA, TXEN, LOOP, FULLD, SQEEN		20	
Чн	High-level input current	X1	V _I = 5.25 V	100	μA
		TXDATAB	$V_{IH} = MAX$	400	
		TXDATAA, TXEN, LOOP, FULLD, SQEEN	N/- 0	-20	
IIL Low-level input current	X1	V _I = 0	-100	μA	
		TXDATAB	$V_{IL} = MIN$	-400	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

drivers and receivers

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
ICC Supply current VCC(L), VCC(P)	$V_{CC(L)} = 5.25 \text{ V}, V_{CC(P)} = 5.25 \text{ V}$	180	mA



switching characteristics

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	МАХ	UNIT
^t pd1	Propagation delay time	RX+, RX–	RXEN	See Figure 4			5 bit times	
^t pd2	Propagation delay time at startup	RX+, RX–	RXDATAA or RXDATAB high	See Figure 4			75	ns
^t sk(o)	Output skew time	RXEN high	RXDATAA or RXDATAB low	See Figure 4			±10	ns
^t pd3	Propagation delay time after startup	RX+, RX–	RXDATAA or RXDATAB high	See Figure 4			50	ns
^t sk(p)	Pulse skew time (t _{pd3} (LH) ^{- t} pd3(HL))	RX+, RX–	RXDATAA or RXDATAAB	See Figure 4		2		ns
tpd4	Propagation delay time	RX+, RX–	RXEN low	See Figure 5	155		250	ns
t _{pd5}	Propagation delay time	TXDATA or TXDATAB	TX+, TX–	See Figure 6			75	ns
^t sk(p)	Pulse skew time (t _{pd5(LH)} – t _{pd5(HL)})	TXDATAA or TXDATAB	TX+, TX–	See Figure 6		2		ns
^t pd6	Propagation delay time in loop mode	TXDATAA or TXDATAB	RXDATAA, RXDATAB	See Figure 7			50	ns
^t pd7	Propagation delay time in loop mode	TXEN high	RXEN high	See Figure 7			50	ns
tpd8	Propagation delay time in loop mode	LOOP low	RXEN low	See Figure 7			30	ns
^t pd10	Propagation delay time	TXEN low	RXEN low	See Figure 8			350	ns
^t pd11	Propagation delay time	TXEN low	TX+, TX– high	See Figure 8			50	ns
t _{p1}	Precompensation pulse duration		TX+, TX–	See Figure 6	45		55	ns
t _{p2}	Receiver link-beat minimum pulse duration			See Figure 9	80		120	ns
^t en1	Enable time	TXDATAA or TXDATAB	TX+, TX–	See Figure 6			75	ns
t _{en2}	Enable time	TXEN	TX+, TX–	See Figure 6			75	ns
^t dis1	Disable time, caused by TXDATAA or TXDATAB high or TXEN low	TX+, TX– high	TX+, TX– at 585-mV level	See Figure 8	250			ns
^t pd12	Propagation delay time to looped RXEN	TXEN high	RXEN high	See Figure 6			100	ns
tpd13	Propagation delay time for looped back data	TXDATAA or TXDATAB	RXDATAA RXDATAB	See Figure 6			75	ns

timing requirements

	TEST CONDITIONS	MIN MAX	UNIT
Setup time, test mode, SQEEN before X11, t _{su1}	See Figure 10	30	ns
Setup time, test mode, $\overline{\text{LOOP}}$ low before FULLD \downarrow , t _{su2}	See Figure 10	25	ns
Hold time, test mode, SQEEN after X1 [↑] , t _{h1}	See Figure 10	25	ns



PARAMETER MEASUREMENT INFORMATION





Figure 2. Differential Load Clrcuit





Figure 3. CMOS Load Circuit







Figure 5. Receiver Shutdown Waveforms



SN75LBC086 DIFFERENTIAL I/O DRIVER/RECEIVER PAIR WITH SQUELCH, JABBER CONTROL, AND COLLISION DETECTION

SLLS120A - JUNE 1991 - REVISED SEPTEMBER 1991

PARAMETER MEASUREMENT INFORMATION









PARAMETER MEASUREMENT INFORMATION

Figure 8. Driver Shutdown Waveforms



Figure 9. Link Beat Pulse Duration Waveform





Figure 10. Setup and Hold Time Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated