

# SP1662B (HIGH Z) SP1663B (LOW Z) QUAD 2-INPUT NOR GATE

The SP1662B comprises four 2-input NOR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0°C to +75°C).

Input pulldown resistors eliminate the need to tie unused inputs to V<sub>EE</sub>.

## FEATURES

- Gate Switching Speed Ins Typ.
- MECL/PECL II and MECL 10000-Compatible
- 50Ω Line Driving Capability
- ✓ Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation




Fig. 1 Logic diagram

## APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

## ABSOLUTE MAXIMUM RATINGS

Power supply voltage  V <sub>CC</sub> - V <sub>EE</sub>	8V
Base input voltage	0V to V <sub>EE</sub>
O/P source current	< 40mA
Storage temperature	-55°C to +150°C
Junction operating temp.	< +125°C




Fig. 2 Circuit diagram

## ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the d.c. specifications shown in the characteristics table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner.

Characteristic	Symbol	Pin Under Test	SP1662B Test Limits												TEST VOLTAGE APPLIED TO PINS LISTED BELOW:	DV		
			0°C		+25°C		+75°C		Units	TEST VOLTAGE VALUES (IV)								
			Min	Max	Min	Max	Min	Max		V <sub>IN</sub> max	V <sub>IL</sub> min	V <sub>IA</sub> min	V <sub>LA</sub> max	V <sub>EE</sub>				
			—	—	—	—	—	—		-0.840	-1.670	-1.135	-1.500	-5.2				
Power Supply Drain Current	I <sub>F</sub>	B	—	—	—	56	—	—	mA	-0.810	-1.650	-1.095	-1.485	-5.2	+25°C	1.16		
Input Current	I <sub>IN</sub>	—	—	—	—	350	—	—	μA	-0.720	-1.630	-1.035	-1.460	-5.2	+75°C	1.16		
Logic 1 Output Voltage	V <sub>OH</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	—	—	4	—	—	8	1.16		
Logic 0 Output Voltage	V <sub>OL</sub>	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	—	—	5	—	—	8	1.16		
Logic 1 Threshold Voltage	V <sub>OHA</sub>	2	-1.020	—	-0.980	—	-0.920	—	V	—	—	—	4	—	8	1.16		
Logic 0 Threshold Voltage	V <sub>OLA</sub>	2	—	-1.615	—	-1.600	—	-1.575	V	—	—	—	5	—	8	1.16		
Setup Time (50% L to 50% H)	t <sub>SH</sub>	2	—	-1.615	—	-1.600	—	-1.575	V	Typ	Max	Pulse In	Pulse Out	—3.2V	-2.0V			
Propagation Delay	t <sub>PD</sub>	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	—	—	8	1.16			
Rise Time	t <sub>RP</sub>	2	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	—	—	8	1.16			
Fall Time	t <sub>PF</sub>	2	1.4	2.1	1.4	2.1	1.5	2.3	ns	4	2	—	—	8	1.16			
Full Time	t <sub>TF</sub>	2	2	1.2	2.1	1.2	2.1	1.3	2.3	ns	4	2	—	—	8	1.16		

\* Individually test each input applying V<sub>IL</sub> or V<sub>IL</sub> to input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C