

SP1600 SERIES

SP1664B (HIGH Z) SP1665B (LOW Z) QUAD 2-INPUT OR GATE

The SP1664B comprises four 2-input OR gating functions in a single package. An internal bias reference voltage ensures that the threshold point remains in the centre of the transition region over the temperature range (0°C to +75°C).

Input pulldown resistors eliminate the need to tie unused inputs to $\ensuremath{V_{EE}}.$

FEATURES

- Gate Switching Speed Ins Typ.
- MECL/PECL II and MECL 10000 Compatible
- \square 50 Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation

Fig. 1 Logic diagram

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems

ABSOLUTE MAXIMUM RATINGS

Power supply voltage $|V_{CC} - V_{EE}|$ 8V
Base input voltage 0V to V_{EE} O/P source current < 40 mAStorage temperature -55°C to $+150^{\circ}\text{C}$ Junction operating temp. $< +125^{\circ}\text{C}$




Fig. 2 Circuit diagram

SP1664/5

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the d.c. specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50Ω resistor to -2.0 Vd.c.

TEST VOLTAGE VALUES (V)

				Temperature VIH max VIL m							VIL min	VIHA min	VILA max	VEE	j
									0°C	-0.840	-1.870	-1.135	-1.500	-5.2	ĺ
				+25°C -0.810 -1.850 -1.095 -1.485 -5.2									-5.2	1	
									+75°C	-0.720	-1.830	-1.035	-1.460	-5.2	
Characteristic	Symbol	Pin Under Test	SP1664B Test Limits							TEST VOLTAGE ADDITED TO DIVID LIBER OF LOW					
			0°C		+ 25°C		+75°C			TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					
			Min	Max	Min	Max	Min	Max	Units	ViH max	VIL min	VIHA min	VILA max	VEE	ov
Power Supply Drain Current	1 _E	8	-	-	-	56	-	_	mA		-	_	-	8	1,16
Input Current	I _{in H}		-	-	-	350	-	-	μΑ		-	-	-	8	1,16
	In L	, , ,		-	0.5	-	-	-	μA	-			-	8	1,16
Logic "1"	Voh	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	4		-	-	8	1,16
Output Voltage		2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	V	5	-	-	-	8	1,16
Logic "0"	Vol	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	4	-	-	8	1,16
Output Voltage		2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	V	-	5	-		8	1,16
Logic "1"	VOHA	2	-1.020	-	-0.980	-	-0.920	-	V	_	-	4	-	8	1,16
Threshold Voltage		2	-1.020	-	-0.980	-	-0.920	-	V	-	-	5	-	8	1,16
Logic "0"	VOLA	2	-	-1.615	-	-1.600	-	-1.575	V	-	-	-	4	8	1,16
Threshold Voltage	77.77	2	-	-1.615	-	-1.600	-	-1.575	V	-	_ i	-	5	8	1,16
Switching Times (5012 Load)			Тур	Max	Тур	Max	Тур	Max		Pulse In	Pulse Out			-3.2V	+2.0V
Propagation Delay	t4+2+	2	1.0	1.5	1.0	1.5	1.1	1.7	ns	4	2	-	-	8	1,16
	14-2	2	1.1	1.7	1.1	1.7	1.2	1.9	ns	4	2	_	-	8	1,16
Rise Time	t2.	2	1.5	2.1	1.5	2.1	1.6	2.3	ns	4	2	-	-	8	1,16
Fall Time	to.	2	1.4	21	1.4	21	1.5	23	ns	4	2	-	_	8	1.16

^{*} Individually test each input applying V_{IH} or V_{IL} to input under test.




Fig. 3 Switching time test circuit and wave forms at +25°C