

SP1666B (HIGH Z)

SP1667B (LOW Z)

DUAL CLOCKED R-S FLIP-FLOP

Two Set-Reset flip-flops in a single package which require a clock input to enable the set-reset inputs. Internal input pull-down resistors eliminate the need to return unused inputs to a negative voltage.


The device is useful as a high-speed dual storage element.

TRUTH TABLE

S	R	C	Q_{n+1}
$\emptyset$	$\emptyset$	0	Q_n
0	0	1	Q_n
1	0	1	0
0	1	1	0
1	1	1	N.D.

$\emptyset$ = Don't care
N.D. = Not Defined

POSITIVE LOGIC



DC Input Loading Factor
SP1666 = S, R = 1 C = 0.6
SP1667 = S, R, C = 1

DC Output Loading Factor = 70 (High Z)
7 (Low Z)

t_{pd} = 1.6 ns typ (510-ohm load)
1.8 ns typ (50-ohm load)

P_D = 220 mW typ/pkg (No load-High Z)
230 mW typ/pkg (No load-Low Z)

DG16

Fig. 1 Logic diagram of SP1666/1667




Fig. 2 Circuit diagram


ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the design specifications shown in the test results. The package has been established. The package should be housed in a suitable heat sink (IERC:142CB or

equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

[illegible]

① I_E is measured with no output pull-down resistors.



② Apply Sequentially: V_{in1} to C (V_{IH} to V_{IL})
 V_{in2} to S (V_{IH} to V_{IL})

③ Apply Sequentially: V_{in1} to R (V_{IH} to V_{IL})
 V_{in2} to S (V_{IL} to V_{IL})

④ Apply Sequentially: V_{in1} to C (V_{IH} to V_{IL})
 V_{in2} to R (V_{IH} to V_{IL})

⑤ Apply Sequentially: V_{in1} to S (V_{IH} to V_{IL})
 V_{in2} to R (V_{IH} to V_{IL})

⑥ Apply V_{in3} to C (V_{IH} to V_{IL})

⑦ Apply V_{in3} to S (V_{IH} to V_{IL})

Fig. 3 Notes referred to in electrical characteristics




Fig. 4 Switching time test circuit




Fig. 5 Switching time waveforms (set/reset to $Q/\bar{Q}$, switch S1 in position shown in Fig. 4)




Fig. 6 Switching time waveforms (clock to $Q/\bar{Q}$, switch S1 in opposite position to that shown in Fig. 4)