

SP1672B (HIGH Z)
SP1673B (LOW Z)
TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (0° to +75°C). Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}.




Fig. 1 Logic diagram of SP1672/1673




Fig. 2 Switching time test circuit and waveforms at +25°C

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Outputs are tested with a 50-ohm resistor to -2.0V.

Characteristic		Pin Under Test	SP1672 /SP1673 Test Limits										TEST VOLTAGE VALUES (Volts)			
			0°C		+25°C		+75°C		@ Test Temperature				TEST VOLTAGE APPLIED TO PINS LISTED BELOW:			
			Min	Max	Min	Max	Min	Max					V _{IH} max	V _{IL} min	V _{IH} min	V _{IL} max
Power Supply Drain Current	Symbol								0°C				-0.840	-1.870	-1.135	V _{EE} max
	I _E (Hi-Z)	8	-	-	-	55	-	-	+25°C				-0.810	-1.850	-1.095	-5.2
Input Current (Hi-Z)	I _{in} H	3,11,13	-	-	-	350	-	-	+75°C				-0.770	-1.830	-1.035	-5.2
	0.75 I _{in} H	5,6,7	-	-	-	270	-	-								
Input Current (Lo-Z)	I _{in} L	*	-	-	0.5	-	-	-								
Logic "1" Output Voltage	I _{in} L	*	-	-	1.3	-	-	-								
Logic "0" Output Voltage	V _{OH}	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720								
Logic "1" Output Voltage	V _{OL}	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595								
Logic "1" Threshold Voltage	V _{OHA}	2	-1.020	-	-0.980	-	-0.920	-								
Logic "0" Threshold Voltage	V _{OLA}	2	-	-1.615	-	-1.600	-	-1.575								
Switching Time (50Ω Load)																
Propagation Delay		2	1.3	1.8	1.3	1.8	1.5	2.2								
	13-2+	2	1.4	1.9	1.4	1.9	1.6	2.3								
	13-2-	2	1.4	1.9	1.4	1.9	1.6	2.3								
	15-2+	2	1.7	2.3	1.7	2.3	1.9	2.7								
	15-2-	2	↑	↑	↑	↑	↑	↑								
	19-2-	2	↑	↑	↑	↑	↑	↑								
Rise Time	t _r	2	1.9	2.5	1.9	2.5	2.1	2.8								
Fall Time	t _f	2	1.6	2.2	1.6	2.2	1.8	2.5								

* Individually test each input applying V_{IH} or V_{IL} to input under test.