



SP1600 SERIES

ECL III

SP1674B (HIGH Z)

SP1675B (LOW Z)

TRIPLE 2-INPUT EXCLUSIVE-NOR GATE

This three gate array is designed to provide the positive logic Exclusive-NOR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (0° to +75°). Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}.





Fig. 1 Logic diagram of SP1674/1675



ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IEC-14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Outputs are tested with a 50-ohm resistor to -2.0 V.

Characteristic	Symbol	Pin Under Test	SP1674/SP1675 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:						
			0°C			+25°C			+73°C			0°C			
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	
Power Supply Drain Current	I _{E(H,2)} I _{E(L,2)}	8 8	—	—	mAdc	55 70	—	mAdc	—	—	mAdc	—	—	mAdc	—
Input Current (H,2)	I _{in H} I _{in L}	3,11,13 5,6,7	—	—	μAdc	—	—	μAdc	—	—	μAdc	—	—	μAdc	—
Input Current (L,2)	I _{in H} I _{in L}	— —	—	—	μAdc	—	—	μAdc	—	—	μAdc	—	—	μAdc	—
Logic "0" Output Voltage	V _{OH}	2	-1.000	-0.840	Vdc	-0.960	-0.910	Vdc	-0.950	-0.720	Vdc	3.5	—	—	—
Logic "0" Output Voltage	V _{OL}	2	-1.870	-1.635	Vdc	-1.850	-1.620	Vdc	-1.830	-1.595	Vdc	3.5	—	—	—
Logic Threshold Voltage	V _{OH,A}	2	-1.020	-0.950	Vdc	-0.980	-0.920	Vdc	-0.950	-0.575	Vdc	—	—	J,5	—
Logic Threshold Voltage	V _{OL,A}	2	—	-1.615	Vdc	—	-1.600	Vdc	—	-1.575	Vdc	—	—	3	5
Switching Times (50% Load)	T _{13,2+} T _{3,2+} T _{3,2-} T _{15,2+} T _{5,2+} T _{5,2-}	2 2 2 2 2 2	Typ	Max	Typ	Max	Typ	Max	Typ	Max	Typ	Max	Pulse In	Pulse Out	+32V
Propagation Delay	—	—	—	—	—	—	—	—	—	—	—	—	3	2	8
Rise Time	—	2	1.9	2.5	ns	2.5	2.8	ns	—	—	—	—	3	2	8
Fall Time	—	12+	2	1.6	ns	2.2	1.6	ns	2.5	2.5	ns	—	3	2	8

* Individually test each input applying V_{IH} or V_{IL} to input under test.