

July 1998 File Number 2429.5 PART WITHDRAWN PROCESS OBSOLETE NO NEW DESIGNS Half Bridge 500VDC Driver • Maximum Rating..... ..... 500V

· Ability to Interface and Drive Standard and Current Sensing N-Channel Power MOSFET/IGBT Devices

- Creation and Management of a Floating Power Supply for Upper Rail Drive
- Simultaneous Conduction Lockout
- Overcurrent Protection


**Features** 

- Single Low Current Bias Supply Operation
- Latch Immune CMOS Logic
- · Peak Drive in Excess of 0.5A

The SP601 is a smart power high voltage integrated circuit (HVIC) optimized to drive MOS gated power devices in halfbridge topologies. It provides the necessary control and management for PWM motor drive, power supply, and UPS applications.

## Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
SP601	-40°C to +85°C	22 Lead Plastic DIP



**Thermal Information** 

Thermal Resistance, Junction-to-Ambient

Maximum Package Power Dissipation at  $T_A = +85^{\circ}C$ ,  $P_O$ 

Plastic DIP Package ...... 500mW

Operating Ambient Temperature Range, T<sub>A</sub>....-40°C to +85°C

Storage Temperature Range, T<sub>S</sub> . . . . . . . . . . . -40°C to +150°C Lead Temperature (Soldering 10s) . . . . . . . . . . +265°C

 $\theta_{\text{JA}}$ 

75°C/W

#### Absolute Maximum Ratings Full Temperature Range, All Voltage Referenced to $V_{SS}$ Unless Otherwise Noted. Note 1, Note 2. Low Voltage Power Supply, VBIAS (Note 1)..................... 18VDC Floating Low Voltage Boot Strap ......18V<sub>DC</sub> Power Supply to Phase, V<sub>BS</sub> Low Voltage Signal Pins

Fault,  $I_{TRIPSEL}, \, V_{DD}, \, TRIP_L, \, CL1$  , G2L  $\dots$  -0.5V  $_{DC}$  to  $V_{DD}$  +0.5 G1L, D1L, V<sub>DF</sub>, TOP, BOT

CL2, TRIPU, G1U, G2U, D1U to Phase  $\dots$ -0.5<sub>VDC</sub> to V<sub>BS</sub>+0.5 High Voltage Pins

(V<sub>BS</sub>, V<sub>OUT</sub>, TRIP<sub>U</sub>, CL2, G2U and D1U: 0V-18V Higher Than

Dynamic High Voltage Rating Phase, . . . . . . . . . . . . . 10,000V/ $\mu s$ 

DV<sub>PHASE/DT</sub>

#### NOTES:

- 1. Care must be taken in the application of VBIAS as not to impose high peak dissipation demands on a relatively small metallized noise dropping resistor (RND). Prolonged high peak currents may result if  $+15V_{DC}$  is applied abruptly and/or if the local bypass capacitor  $C_{DD}$  is large. It is suggested that  $C_{DD}$  be  $\leq 10MFD$ . If it is desirable to switch the 15V<sub>DC</sub> source or if a C<sub>DD</sub> is larger, additional series impedance may be required.
- 2. Consult factory for additional package offerings.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### Electrical Specifications (V<sub>BIAS</sub> = 15V, Pulsed <300ms), Unless Otherwise Noted, All Parameters Referenced to V<sub>SS</sub> Except TRIP<sub>U</sub>, CL2, G1U, D1U, and VBS Referenced to PHASE. DF: VDF to VBS, CF: VBS to PHASE

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS			•			
Input Current (5V < V <sub>TOP</sub> , V <sub>BOT</sub> , V <sub>TRIPSEL</sub> < 15V)	I <sub>IN</sub>	+25°C	-	20	30	μΑ
	•	-40°C to +85°C	-	30	33	μΑ
IBIAS Quiescent Current (All Inputs Low)	I <sub>BIASL</sub>	+25 <sup>o</sup> C	-	1.7	2.05	mA
		-40°C to +85°C	-	1.7	2.1	mA
I <sub>BIAS</sub> Quiescent Current	I <sub>BIASH</sub>	+25 <sup>o</sup> C	-	1.7	2.05	mA
$(V_{OUT} \ge V_{BIAS}$ , and All Inputs Low)	•	-40°C to +85°C	-	1.7	2.1	mA
I <sub>BS</sub> Quiescent Current Bootstrap Supply	I <sub>BS</sub>	+25 <sup>o</sup> C	-	875	1000	μΑ
	•	-40°C to +85°C	-	900	1060	μΑ
ENABLE Threshold Level	V <sub>TOP</sub>	+25 <sup>o</sup> C	7	8	9	V
	•	-40°C to +85°C	6.95	8	9.1	V
UP/DN Threshold Level	V <sub>BOT</sub>	+25 <sup>o</sup> C	7	8	9	V
	•	-40°C to +85°C	6.95	8	9.1	V
Current Trip Select Threshold Level	V <sub>TRIPSEL</sub>	+25 <sup>o</sup> C	7	8	9	V
	•	-40°C to +85°C	6.95	8	9.1	V
Trip Lower and Upper Comparator Threshold	V <sub>TRIP L/UN</sub>	+25 <sup>o</sup> C	90	105	125	mV
Level - Normal (I <sub>TRIPSEL</sub> = V <sub>SS</sub> )	•	-40°C to +85°C	90	105	127	mV
Trip Lower and Upper Comparator Threshold	V <sub>TRIP L/UB</sub>	+25 <sup>o</sup> C	110	130	150	%
Level - Boost ( $I_{TRIPSEL} = V_{DD}$ ) % of Measured $V_{TRIP L/U_N}$		-40°C to +85°C	109	130	152	%
Under Voltage Lockout Thresholds (V <sub>DD</sub> and V <sub>BS</sub> )	V <sub>LOCK</sub>	+25°C	9	10	11.5	V
	•	-40°C to +85°C	9.7	10.5	11.8	V
Phase Out of Status Voltage Threshold (PHASE)	V <sub>OSVT</sub>	+25 <sup>o</sup> C	5	7	9	V
	•	-40°C to +85°C	4.7	7	9.6	V
Faultbar Impedance at I <sub>FBAR</sub> = 1mA	RF	+25 <sup>o</sup> C	500	760	1000	Ω
	•	-40°C to +85°C	450	760	1100	Ω

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Upper/Lower Source Impedances (I <sub>SOURCE</sub> = 10mA)	R <sub>SO L/U</sub>	+25°C	12	17	23	Ω
		-40°C to +85°C	7	17	29	Ω
Upper/Lower Sink Impedances (I <sub>SINK</sub> = 10mA)	R <sub>SI L/U</sub>	+25°C	8	12	16	Ω
		-40°C to +85°C	5	12	20	Ω
Bootstrap Supply Current Limiting Impedance	R <sub>BS</sub>	+25°C	2	3.5	5	Ω
		-40°C to +85°C	1.4	3.5	5.6	Ω
Noise Dropping Resistor Impedance	R <sub>ND</sub>	+25°C	6	10	14	Ω
		-40°C to +85°C	5.4	10	14.6	Ω
High Voltage Leakage (500V V <sub>BS</sub> , V <sub>OUT</sub> , PHASE, TRIP <sub>U</sub> , CL2, G1U, G2U, and D1U to V <sub>SS</sub> . All other Pins at V <sub>SS</sub> )	I <sub>LK</sub>	+25°C	-	1	3	μΑ
Miller Clamp Diodes; D1U and D1L (I <sub>D</sub> = 10mA)	V <sub>D1U/L</sub>	+25°C	0.4	0.9	1.4	V
Noise Clamping Zeners; CL2 and CL1 (I <sub>Z</sub> = 10mA)	V <sub>CL2/1-LOW</sub>	+25°C	6.35	6.61	6.85	V
		-40°C to +85°C	6.15	6.61	7.15	V
Noise Clamping Zeners; CL2 and CL1 (I <sub>Z</sub> = 50mA)	V <sub>CL2/1</sub> - HIGH	+25 <sup>o</sup> C	7.0	8.5	8.0	V
V <sub>OUT</sub> Limiting Resistance	R <sub>O</sub>	+25°C	2	3.5	5	Ω
		-40°C to +85°C	1.4	3.5	5.6	Ω

NOTE: Maximum Steady State  $\div$  15V<sub>DC</sub> Supply Current =  $I_{BIAS_L} \div I_{BS}$ 

### 

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Refresh One Shot Timer	t <sub>REF</sub>	+25°C	200	350	500	μs
		-40°C to +85°C	180	350	540	μs
Delay Time of Trip I/U Voltage (I <sub>TRIPSEL</sub> low) to	t <sub>OFFTN</sub>	+25°C	2	3	4	μs
G2U/G2L Low (50% Overdrive		-40°C to +85°C	1.85	3	4.35	μs
Delay Time of Trip I Voltage (I <sub>TRIPSEL</sub> low) to	t <sub>FN</sub>	+25°C	2	3	4	μs
Faultbar Low		-40°C to +85°C	1.85	3	4.35	μs
Delay Time of Phase Out of Status to Faultbar	tosvf	+25°C	500	700	900	ns
Low (TOP High)		-40°C to +85°C	400	700	1050	ns
Minimum Logic Input Pulse Width: TOP and	t <sub>MINIW</sub>	+25°C	300	430	600	ns
ВОТТОМ		-40°C to +85°C	275	430	660	ns
Minimum G1U/G1L On Time	t <sub>ON</sub>	+25 <sup>o</sup> C	1.6	2.3	3.1	μs
		-40°C to +85°C	1.5	2.4	3.4	μs
Minimum Pulsed Off Time, G2U/G2L	tOFF	+25 <sup>o</sup> C	1.3	2.0	3.4	μs
		-40°C to +85°C	1.05	2.1	3.9	μs
Turn On Delay Time of G1U (BISTATE MODE)	t <sub>OND</sub>	+25 <sup>o</sup> C	2.5	3.2	4.5	μs
		-40°C to +85°C	2.1	3.3	5.2	μs
Turn On Delay Time of G1L (BISTATE MODE)	t <sub>OND</sub>	+25°C	2.5	3.2	4.5	μs
		-40°C to +85°C	2.1	3.3	5.2	μs
Turn On Delay Time of G1U	toND	+25 <sup>o</sup> C	0.75	1.0	1.5	μs
(THREE-STATE MODE)		-40°C to +85°C	0.60	1.1	1.75	μs


## 

PARAMETER	SYMBOL	TEMP	MIN	TYP	MAX	UNITS
Turn On Delay Time of G1L	t <sub>OND</sub>	+25°C	0.75	1.0	1.5	μs
(THREE-STATE MODE)		-40°C to +85°C	0.60	1.1	1.75	μs
Turn Off Delay Time of G2U and G2L	t <sub>OFFD</sub>	+25°C	0.75	1.0	1.45	μs
		-40°C to +85°C	0.60	1.1	1.75	μs
Minimum Dead Time: G1U OFF to G1L ON, or	t <sub>D.T.</sub>	+25°C	1.5	2.5	3.5	μs
G1L off to G1U on (BISTATE MODE)		-40°C to +85°C	1.2	2.6	4	μs
Fault Reset Delay to Clear Faultbar	t <sub>R.T.</sub>	+25°C	3.4	4.5	6.6	μs
		-40°C to +85°C	3.15	4.8	7.4	μs
Rise Time of Upper and Lower Driver	t <sub>R U/L</sub>	+25°C	25	50	100	ns
(Load = 2000pF)		-40°C to +85°C	15	50	115	ns
Fall Time of Upper and Lower Driver	t <sub>F U/L</sub>	+25°C	25	50	100	ns
(Load = 2000pF)		-40°C to +85°C	15	50	115	ns

# $\begin{tabular}{ll} \textbf{Recommended Operating Conditions and Functional Pin Description} & \textbf{(All Voltages Referenced to V}_{SS}, \textbf{Unless Otherwise Noted. See Figure 1)} \\ \end{tabular}$

PARAMETER	CONDITION
FAULTBAR	Open Drain Fault Indicator Output
ITRIPSELECT	Digital Input Command to Increase TRIP <sub>L</sub> and TRIP <sub>U</sub> Threshold by 30%
V <sub>BIAS</sub>	14.5V to 16.5V with 15V nominal, ≅ 1.5mA DC BIAS Current
V <sub>DD</sub>	C <sub>DD</sub> to V <sub>SS</sub>
V <sub>SS</sub>	COMMON
TRIP I	100mV Signal to Shut Off LOWER Drive and Trigger a Fault Output
CL1	Lower Noise Clamp Zener
G2L and G1L	Low Impedance Driver Designed to Drive Power MOS Transistors (LOWER)
V <sub>DF</sub>	Current Limiting Charging Resistor for Bootstrap Capacitor Power Supply
V <sub>BS</sub>	Bootstrap Supply, Normally a Diode Drop Below V <sub>DD</sub> Voltage with Respect to the Floating PHASE Reference
V <sub>OUT</sub>	Load Connection Node
PHASE	Floating Reference Point for High Side Control Circuitry: V <sub>BS</sub> , TRIP <sub>U</sub> , CL2, G1U, G2U and D1U
TRIPU	100mV Signal, Referenced to PHASE, to Shut Off UPPER Drive
CL2	Upper Noise Clamp Zener
G2U and G1U	Low Impedance Driver Designed to Drive Power MOS Transistors (UPPER)
ENABLE	Digital Input to ENABLE the UP/DN Command to Turn on Top/Bottom Devices
UP/DN	Digital Input to Top/Bottom Device (If ENABLE is High)
D1U	Miller Clamp UPPER to V <sub>BS</sub>
D1L	Miller Clamp LOWER to V <sub>DD</sub>

## Timing Diagram



THREE-STATE MODE SLOWER THAN REFRESH ONE SHOT TIMER

**BISTATE MODE SLOWER THAN REFRESH ONE SHOT TIMER** 

NOTE: BOT switching not relevant.

### **Typical Circuit Configuration**

**TRUTH TABLE**Applicable to Typical Circuit Configuration (Figure 1)

		INP	OUTPUTS					
UP/DN	ENABLE	TRIPL	TRIPU	PHASE	V <sub>BIAS</sub>	UPPER	LOWER	FAULT BAR
0	0	0	Х	Х	1	0	0	1
1	1	0	0	1	1	1	0	1
1	1	0	1	1	1	0	0	0
1	1	0	Х	0	1	0	0	0
Х	Х	1	Х	Х	1	0	0	0
0	1	0	Х	Х	1	0	1	1
1	0	0	Х	Х	1	0	0	1
Х	Х	Х	Х	Х	0	0	0	0

NOTE: 0 = False, 1 = True, X = Don't Care




FIGURE 1. TYPICAL CIRCUIT CONFIGURATION

	LEGEND	
Application Specific	R <sub>CU</sub>	Upper Gate Charging Resistor
Application Specific	R <sub>DU</sub>	Upper Gate Discharge Resistor
Application Specific	R <sub>PU</sub>	Upper Current Pilot Resistor
Application Specific	R <sub>CL</sub>	Lower Gate Charging Resistor
Application Specific	R <sub>DL</sub>	Lower Gate Discharging Resistor
Application Specific	R <sub>PL</sub>	Lower Current Pilot Resistor
3μF at ≥ 15DC	C <sub>DD</sub>	Local LV Filter Capacitor
0.22μF Ceramic X7R at ≥ 15V <sub>DC</sub>	C <sub>F</sub>	Flying Capacitor for Bootstrap Supply
Intersil P/N A114M or Equiv PRV ≥ V <sub>LINK</sub>	D <sub>F</sub>	Flying Diode for Bootstrap Supply

NOTE: Refer to 'Additional Product Offerings' for information concerning power output devices.

The SP601 provides a flexible, digitally controlled power function which is intended to be used as PWM drivers of N-Channel MOSFETs and/or IGBTs for up to 240VAC line rectified totem-pole applications. The CMOS driveable inputs are filtered and captured by the control logic to determine the output state. The logic includes fixed timing to prohibit simultaneous conduction of the external power switches and, thru the VOLIT sense detector, verifies the output voltage state is in agreement with the controlled inputs. The > 11V<sub>DC</sub> floating power supply required to drive the upper rail external power device is created and managed by the HVIC through CF and DF. This capacitor is refreshed from the V<sub>DD</sub> supply each time V<sub>OUT</sub> goes low. If the upper channel is commanded on for a long period of time, the bootstrap capacitor C<sub>F</sub> is automatically refreshed by bringing V<sub>OUT</sub> low. This is accomplished by turning off the upper rail MOS-FET/IGBT, momentarily turning on the lower rail output device, followed by returning control back to the upper switch. Otherwise, CF would gradually deplete its charge allowing the upper switch to come out of saturation. The upper and lower gate drivers allow for controlled charge and discharge rates as well as facilitate the use of nearly lossless current sensing power MOS devices. The over current trip level can be boosted 30% on a pulse by pulse basis by logic level '1' applied to ITRIPSFLECT. A FAULT output signal is generated when any of the following occurs:

V bias is low
Over current is detected
V phase doesn't agree with the input signal

Reset of FAULT is provided by externally removing power or by holding the ENABLE input low for the required reset time (trt<sub>MAX</sub>).

Each application can be individually optimized by the selection of external components tailored to ensure proper overall system operation including:

Determining the ratings and sizing of MOSFETs and IGBTs, mixed or matched, as well as flyback diodes (FBD).

The selection of separate gate charge ( $R_C$ ) and discharge ( $R_D$ ) impedance chosen per the load capacitance, frequency of operation, and  $D_I/D_T$  dependent recovery characteristics of the associated FBDs.  $R_D$  should also be sized to prevent simultaneous bridge conduction by ensuring gate discharge in the allotted turn off pulse width ( $t_{OFF\ MIN}$ ).

The selection of over current detection resistors ( $R_P$ ), compatible with current sense MOSFETs/IGBTs or shunt(s) may be used.

For the floating bootstrap supply  $D_F$  and  $C_F$  must be determined.  $D_F$  must support the worse case system bus voltage and handle the charging currents of  $C_F$ . Proper selection should take into consideration  $T_{RR}$  and  $T_{FR}$  per the desired operating frequency. Proper selection of  $C_F$  is a trade off between the minimum  $t_{ON}$  time of the lower rail to charge up the capacitor, the amount of charge transfer required by the load, and cost. Due to automatic refresh the capacitor is replenished every 350 $\mu$ s TYP (or even sooner if the UP/DN input switches at a faster repetition rate).

The local filter capacitor ( $C_{DD}$ ) should be sized sufficiently large enough to transfer the charge to  $C_F$  without causing a significant droop in  $V_{DD}$ . As a rule of thumb it should be at least 10 times larger than  $C_F$  and be located adjacent to the  $V_{DD}$  and  $V_{SS}$  pins to minimize series resistance and inductance.

Refer to Application Note AN8829 for more details about module operation and selection of external components.