

### SP8000 SERIES HIGH SPEED DIVIDERS

## SP8634B ÷ 10 700 MHz SP8636B ÷ 10 500 MHz

The SP8634B, SP8635B, SP8636B and SP8637B are divide-by-ten circuits with binary coded decimal outputs for operation from DC up to specified input frequencies of 700, 600, 500 and 400 MHz, respectively, over a guaranteed temperature range of 0°C to +70°C.

These devices, optimised for counter applications in systems using both ECL and TTL, are intended to be operated between OV and -5.2V power rails and to

#### **FEATURES**

- Direct gating capability at up to 700 MHz
- TTL- compatible BCD outputs
- TTL- and ECL-compatible carry outputs
- Power consumption less than 500 mW
  - Wide dynamic input range

#### **APPLICATIONS**

- Counters
- Timers
- Synthesisers

# SP8635B ÷ 10 600 MHz SP8637B ÷ 10 400 MHz

interface with TTL operating between 0V and +5V. The BCD outputs and one of two carry outputs are TTL-compatible, while the second carry output is ECL-compatible. The clock input, which is normally capacitively coupled to the signal source, is gated by an ECL III/ECL 10k-compatible input. The TTL-compatible reset forces the 0000 state regardless of the state of the other inputs.




Fig. 1 Pin connections (top)




Fig. 2 Logic diagram

#### **ELECTRICAL CHARACTERISTICS** (All types except where otherwise stated)

Test Conditions (unless otherwise stated)

Tamb

0°C to +70°C

Power Supplies

V<sub>CC</sub> 0V

 $V_{EE}$ 

-5.2V ± 0.25V

Characteristic	Value				
	Min.	Тур.	Max.	Units	Conditions
Clock Input (pin 14)					
Max. input frequency SP8634B SP8635B SP8636B SP8637B	700 600 500 400			MHz MHz MHz MHz	Input voltage 400-800mV p
Min, input frequency with sinusoidal 1/P Min, slew rate of square wave for correct operation down to DC			40 100	MHz <b>V</b> /μs	1
Clock inhibit input (pin 16) Logic levels High (inhibit) Low Edge speed for correct operation at maximum clock I/P frequency	-0.960		-1.650 2.5	V V ns	T <sub>amb</sub> = +25°C (see Note 1) 10%–90%
Reset input (pin 3) Logic levels High (reset) Low Reset ON time	See Note 2		+0.4	V ns	
TTL outputs ABCD (pins 2,7,8,10)					See Note 3 and Fig.
Output Voltage High	+2.4			٧	10k $\Omega$ resistor and TTL gate from O/P
TTL carry output (pin 11)			+0.4	V	to +5V rail
Output Voltage High state	+2.4			v	5k $\Omega$ resistor and 3
Low			+0.4	v	to 5V rail
ECL carry output (pin 9) Output Voltage					
High	-0.975			V	T <sub>amb</sub> = +25°C External current
Low			-1.375	V	= 0mA (See Note 4
Power supply drain current		75	90 =	mA	V <sub>EE</sub> = 5.2V

#### NOTES

- 1 The clock inhibit input levels are compatible with ECL III and ECL 10000 levels throughout the temperature range 0°C to +70°C
- 2 For a high state, the reset input requires a more positive input level than the specified worst case TTL  $V_{OH}$  of  $\pm 2.4$  V. Resetting should be done by connecting a 1.8k $\Omega$  resistor from the output of the driving TTL gate and only fanning out to the reset input of the SP8000 retired division.
- These outputs are current sources which can be readily made TTL-compatible voltages by connecting them to  $\pm$ 5V via 10k $\Omega$  resistors.
- 4 The ECL carry output is compatible with ECL II throughout the temperature range but can be made compatible with ECL III using the simple interface shown in Fig. 3.




Fig. 3 ECL III/ECL 10000 interfacing




Fig. 4 TTL carry and ABCD output structure

#### **OPERATING NOTES**

The devices are intended to be used with TTL and ECL in a counting system — the ECL and the decade counter being connected between voltage rails of OV and -5.2V and the TTL between voltage rails of OV and +5.0V. Provided that this is done ECL and TTL compatability is achieved (see Figs. 4 and 5).

The clock is normally capacitively coupled to the signal source: a 1000pF UHF capacitor is normally adequate. If low frequency operation is required the 1000pF capacitor should be connected in parallel with a higher value capacitor. The bias decoupling (pin 1) should be connected to earth via a capacitor – preferably a chip type – but in any case a low inductance type suitable for UHF applications. The devices normally have an input amplitude operating range far greater than the specified 400 to 800 mV pk/pk. However, if the decoupling capacitor is not of a UHF type, or it is connected to an earth point that has a significant impedance between the capacitor and the V<sub>CC</sub>

connection, then the input dynamic range will suffer and the maximum signal for correct operation will be reduced.

Under certain conditions, the absence of an input signal may cause the device to self-oscillate. This can be prevented (while still maintaining the specified input sensitivity) by connecting a 68k $\Omega$  resistor between the clock input and the negative supply. If the transition of either the clock input or the clock inhibit input is slow the device may start to self-oscillate during the transition. For this reason, the input slew rates should be greater than  $100 \text{ V}/\mu\text{s}$ . It should also be noted that a positive-going transition on either the clock input or the clock inhibit input will clock the device, provided that the other input is in the low state.

The BCD outputs give TTL-compatible outputs (fanout = 1) when a  $10k\Omega$  resistor is connected from the output to the +5V rail. In this configuration the outputs will be very slow compared with the clocking rate of the decade and so the state on the BCD outputs can only be determined when the clock has stopped or is inhibited.

The fan out capability of the TTL carry output can be increased by buffering it with a PNP emitter follower. The interface is shown in Fig. 5.




Fig. 5 Typical application configuration




Fig. 6 Decade counter timing diagram

#### SP8634/5/6/7

#### ABSOLUTE MAXIMUM RATINGS

Power supply voltage IVCC - VEE Clock inhibit voltage

Clock input voltage

Bias voltage (VOUT) on BCD outputs,  $V_{OUT} - V_{EE}$  (10k $\Omega$  resistor in series with output)

Bias voltage (VOUT) on TTL carry output,  $V_{OUT} - V_{EE}$  (1.2k $\Omega$  resistor in series with output)

Output current from ECL carry output (IOUT) (Note: the device will be destroyed if the ECL

output is shorted to the negative rail)

Operating junction temperature Storage temperature range

8V

Not greater than the supply

voltage in use 2V pk/pk

11V

11V

10mA

+150°C

-55°C to +150°C

#### QUICK REFERENCE DATA

Power Supplies

VEF

Range of clock input amplitude Operational temperature range

Frequency range with sinusoidal I/P

Frequency range with square wave I/P

ũν

--5.2V ± 0.25V 400-800mV p-p

 $0^{\circ}$ C to +70 $^{\circ}$ C

40-700 MHz (SP8634B) DC to 700 N;Hz (SP8634B)