

## SP8000 SERIES

#### **HIGH SPEED DIVIDERS**

# SP8695 A B & M 200 MHz = 10/11

### DC COUPLED VHF, LOW POWER, PROGRAMMABLE DIVIDERS

The SP8695 A, B & M are divider circuits that can be logically programmed to divide by either 10 or 11.

The device is available over two temperature ranges, 'A' grade is —55 C to  $\pm$ 125 C, the 'B' grade is 0 C to  $\pm$ 70 C and 'M' grade is —40 C to  $\pm$ 85 C.

The clock inputs are ECL II, III & 10K compatible throughout the temperature range (see note 1)

The division ratio is controlled by two PE inputs which are ECL III and ECL 10K compatible throughout the temperature range. The device will divide by ten when either input is high and by eleven when both inputs are low. These inputs may be interfaced to TTL and CMOS by the inclusion of 2 resistors, as shown in Fig. 3. There is a free collector, saturating output stage for interfacing with either TTL or CMOS, together with true and inverse outputs with ECL II compatible levels. These may be interfaced to ECL 10K as shown in Fig. 4.

The device may be used as a fixed : 10 by connecting Q4 to one PE input.

If the  $0 \rightarrow 1$  transition of Q4 (or the  $1 \rightarrow 0$  transition of Q4) is used to clock the next stage then this will give the maximum loop delay for control, i.e. 10 clock periods minus the internal delays.





Fig.1 Pin connections

#### **FEATURES**

- Full Temperature Range Operation
  - 'A' Grade -55°C to +125°C

  - 'B' Grade 0°C to  $\pm 70$ °C 'M' Grade  $\pm 40$ °C to  $\pm 85$ °C
- Toggle Frequency in Excess of 200MHz
- Power Dissipation 80mW Typ.
- ECL Compatibility on All Inputs
- Excellent Low Frequency Operation
- True and Inverse Outputs Available with ECL Compatibility.
- Output Available for Driving TTL or CMOS



#### **ELECTRICAL CHARACTERISTICS**

#### Test Conditions (unless otherwise stated):

'A' grade  $-55^{\circ}$ C to  $+125^{\circ}$ C 'B' grade  $0^{\circ}$ C to  $+70^{\circ}$ C 'M' grade  $-40^{\circ}$ C to  $+85^{\circ}$ C VCC = +5V  $\pm0.25V$ Tamb

Supply voltage

VEE = OV

	Value				
Characteristics	Min.	Тур.	Max.	Units	Conditions
Max. toggle frequency	200			MHz	
Min. freq. with sine wave clock input		1		MHz	
Min. slew rate of square wave I/P for correct operation Clock I/P voltage levels		3		V/µs	
VINH VINL	+4.0 +3.4°		4.2° +3.6	V V	$V_{ref}$ = +3.8V at $T_{amb}$ = 25°C (note 1)
PE input levels VINH VINL	-+4.1 0.0		+4.5 +3.5	V V	T <sub>amb</sub> = +25°C (note 2)
Q4 & Q4 output voltage levels Von	<b>-</b> 4.15			v	T <sub>amb</sub> =+25°C (note 3) l <sub>out</sub> (external)=0mA
VoL			+3.5	V	(There is internal circuitry equivalent to 1 3.8kΩ pulldown resistor on each output)
TTL/CMOS output voltage levels Vol Voh	see		÷0.4	v	Sink current 3.2mA on TTL output
· ·	note 4				
Input pulldown resistors between input pins 1, 2, 3 & 16 and					
—ve_rail Power supply drain current		10 16		kΩ mA	Vcc=+5V; T <sub>amb</sub> =+25 C.
Clock to TTL output delay (O/P ve going)		22		ns	8mA sink current
Clock to TTL output delay (O/P -ve going)		8		ns	TTL output
Clock to ECL output delay Set up time Release time		8 6 2 4		ns ns ns	See note 4 See note 5
neiease tillie		*		115	See note 5

#### NOTES

- This reference level of 3.8V will enable the clock inputs to be driven from ECL II, III & 10K when their outputs are sinking 3mA. The input reference voltage is compatible with ECL II, III and 10k over the specified temperature range.
- The PE reference voltage level is compatible with ECL II and 10k over the specified temperature range. The QL and  $\overline{Q4}$  output levels are compatible with ECL II and ECL 10k over the specified temperature range.
- The TTL/CMOS output has a free collector, and the high state output voltage will depend on the supply that the collector load is taken to. This should not exceed 12V.
- Set up time is defined as the minimum time that can elapse between a L-H transition of a control input and the next L-H clock pulse transition to ensure that the  $\div 10$  mode is forced by that clock pulse.
- Release time is defined as the minimum time that can elapse between a L—H transition of a control input and the next L—H clock pulse transition to ensure that the  $\div 11$  mode is forced by that clock pulse.

<sup>\*</sup>High frequency limits only.




Fig.3 TTL/CMOS interface




Fig.4 ECL 10K output interface

#### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage Vcc—VEE Input voltage Vin d.c.

V8 Not greater than the supply voltage in use

Output current lout (Q4 & Q4) 10mA
Maximum junction temperature
Storage temperature range -55 C -55 C to -150 C




Fig.5 Test circuit for dynamic measurements