

SSM 2015

SSM 2015 MICROPHONE PREAMPLIFIER

DESCRIPTION

The SSM 2015 is an ultra low noise audio preamplifier particularly suited to microphone preamplification. Gains from 10 to over 2000 can be selected with wide bandwidth and low distortion over the full gain range.

True differential inputs with high common mode rejection provide easy interfacing to floatation transducers such as balanced microphone outputs, as well as single ended devices.

The very low voltage noise performance $(1.3nV/\sqrt{Hz})$ is enhanced by a programmable input stage which allows overall noise to be optimized for source impedances up to $4k\Omega$.

FEATURES

- Ultra Low Voltage Noise (1.3nV/ \sqrt{Hz})
- Wide Bandwidth (700kHz (a G = 100)
- High Slew Rate (6V/µS)
- Very Low Distortion (0.007% @ G = 100)
- Full D.C. Coupling

- True Differential Inputs
- High Common Mode Rejection (100dB)
- Programmable Input Stage
- No Crossover Distortion
- Symmetric Slew Rates



SPECIFICATIONS*

OPERATING TEMPERATURE - 10°C to + 55°C

STORAGE TEMPERATURE -55°C to + 125°C

Ì

}

)

The following specifications apply for $V_s = \pm 15V$, $T_A = 25^{\circ}C$, $R_{BIAS} = 33k\Omega$, unless otherwise noted.

PARAMETER (SYMBOL)	MIN	TYP	MAX	UNITS	CONDITIONS
Total Harmonic Distortion (THD)					
(Note 1)					
G = 1000		0.007	0.01	%	$V_{OUT} = 7V RMS$
(a 10kHz		0.015	0.02	%	$V_{out} = 7V RMS$
G = 100					
(a 1kHz		0.007	0.01	%	$V_{OUT} = 7V RMS$
(a) 10kHz G = 10		0.007	0.01	%	$V_{out} = 7V RMS$
a = 10 (a) 1kHz		0.01	0.015	%	V _{out} = 7V RMS
(a. 10kHz		0.01	0.015	%	$V_{OUT} = 7V RMS$
nput Referred Voltage Noise (E _n) Note 1)					
$R_{BiAS} = 33k\Omega$					Inputs Shorted to GND
G = 1000		0.2	0.3	μV RMS	20kHz Bandwidth
G = 100		0.31	0.5	μV RMS	20kHz Bandwidth
G = 10 R _{BIAS} = 150k\Omega		1.1	1.7	μV RMS	20kHz Bandwidth
G = 1000		0.28	0.45	μV RMS	20kHz Bandwidth
G = 100		0.41	0.65	μV RMS	20kHz Bandwidth
G = 10		1.1	1.7	μV RMS	20kHz Bandwidth
nput Current Noise (In) (Note 1)					
$R_{BIAS} = 33\mathrm{k}\Omega$		250	380	pA RMS	20kHz Bandwidth
$R_{BIAS} = 68k\Omega$		200	300	pA RMS	20kHz Bandwidth
$R_{BIAS} = 150k\Omega$		130	200	pA RMS	20kHz Bandwidth
Gain Equation (G)		$G = \frac{20k\Omega}{R_G} + 3.5$		 	$R_1 = R_2 = 10k\Omega$
Fror From Gain Equation (ΔG)					
G = 1000		0.1	0.3	dB	$\mathbf{R}_1 = \mathbf{R}_2 = 10 \mathrm{k}\Omega$
G = 100		0.1	0.3	dB	$R_1 = R_2 = 10 \mathrm{k}\Omega$
G = 10		0.2	0.8	dB	$R_1 = R_2 = 10k\Omega$
nput Offset Voltage (V _{os})		0.05	15		B _ D _ 1040
G = 1000 G = 100		0.25 0.3	1.5 1.5	mV	$\begin{array}{c c} \mathbf{R}_1 = \mathbf{R}_2 = 10 \mathrm{k}\Omega \\ \mathbf{R}_1 = \mathbf{R}_2 = 10 \mathrm{k}\Omega \end{array}$
G = 100 G = 10		3	15	mV mV	$\mathbf{R}_1 = \mathbf{R}_2 = 10\mathbf{k}\Omega$ $\mathbf{R}_1 = \mathbf{R}_2 = 10\mathbf{k}\Omega$
nput Bias Current (I _b)					+
$R_{BIAS} = 33k\Omega$		4.5	12	μΑ	V _{CM} = 0V
$R_{BIAS} = 150k\Omega$		1	3	μΑ	$V_{CM} \approx 0V$
nput Offset Current (I _{os})				· · · · · · · · · · · · · · · · · · ·	
$R_{BIAS} = 33k\Omega$		0.5	1.5	μΑ	$V_{cM} \approx 0V$
$R_{BIAS} = 150k\Omega$		0.15	0.4	μA	$V_{CM} \approx 0V$
Common Mode Rejection Ratio (CMRR)					
G = 1000	90	100		dB	$R_1 = R_2 = 10k\Omega$
G = 100	70	95		dB	$R_1 = R_2 = 10 \mathrm{k}\Omega$ $R_2 = R_2 = 10 \mathrm{k}\Omega$
G = 10	60	75		dB	$R_1 = R_2 = 10k\Omega$
Power Supply Rejection Ratio (PSRR)		100		dB	$V_{\rm S} = \pm 12 \text{ to } \pm 17 \text{V}$
Common Mode Voltage Range (CMVR)	± 4	± 5.5		V	<u> </u>
Common Mode Input Impedance		50		MΩ	
Differential Mode Input Impedance					
G = 1000		0.5		ΜΩ	
G = 100 G = 10		5 20		ΜΩ ΜΩ	
	105			V	$\mathbf{D} = 2k0$
Output Voltage Swing	± 10.5	± 12.5		V	$R_{L} = 2k\Omega$
Dutput Current (Iour) (Note 2)	15	25			
	15	25 14		mA mA	
Source	8	1-7			
Source Sink	8				
Source Sink - 3dB Bandwidth (GBW)	8	150		kH7	
Source Sink	8	150 700		kHz kHz	
Source Sink - 3dB Bandwidth (GBW) G = 1000	8				
Source Sink - 3dB Bandwidth (GBW) G = 1000 G = 100	8	700		kHz	

Note 1. Parameter is sample tested to maximum limits.

.

Note 2. Output is protected from short circuits to ground or either supply.

*Final specifications may be subject to change.





Principle of Operation

The 2015 operates as a true differential amplifier with feedback returned directly to the emitters of the input stage transistors by R₁. This system produces both optimum noise and common mode rejection while retaining a very high input impedance.

An internal feedback loop maintains the input stage current at a value controlled by R_{BIAS}. This provides a programmability function which allows noise to be optimized for a wide range of source impedances.

Gain Setting

The nominal gain of the 2015 is given by:

$$G \ \cong \ \frac{R_1 + R_2}{R_G} \ + \ \frac{R_1 + R_2}{8k\Omega} \ + \ 1 \quad \text{or} \quad G \ = \ \frac{20k\Omega}{R_G} \ + \ 3.5 \ \text{for} \ R_1, R_2 \ = \ 10 \ k\Omega$$

 R_1 and R_2 should be equal to $10k\Omega$ for best results. It is vital that good quality resistors be used in the gain setting network, since low quality types (notably carbon composition) can generate significant amounts of distortion and, under some conditions, low frequency noise. The 2015 will function at gains down to 3.5, but will yield a degraded performance at gains below 10. The table below gives convenient R_g values for commonly used gains.

GAIN	R _G	ERROR
10	3kΩ	+ 0.14dB
50	430Ω	+ 0.002dB
100	200Ω	+ 0.3dB
500	39Ω	+ 0.28dB
1000	20Ω	+ 0.03dB

Frequency Compensation

Referring to figure 2, C_3 (50pf) provides compensation for the input stage current regulator, while C_1 and C_2 compensate the overall amplifier. The latter two depend on the value of R_{BIAS} chosen, and the following table gives recommended values which are valid for all gains:

R _{BIAS}	C ₁	C ₂
27 k Ω – 47 k Ω	15pF	15pF
47kΩ–68kΩ	15pF	10pF
68 k Ω -150 k Ω	30pF	5pF

The 2015 has a bandwidth of more than 70kHz under worst case conditions (G = 1000, $R_{BIAS} = 150k\Omega$) and considerably greater at higher set currents and lower gains. This excellent performance is supplemented by a highly symmetric slew rate for optimum large signal audio performance.

The output of the 2015 is not intended to drive long lines: capacitive loads greater than 150pf should be decoupled with 100Ω in series with the output (R₁ in Figure 2 should remain connected to pin 3).

Noise

Unfortunately, low noise amplifier design is always a trade-off between noise voltage and noise current. Normally, a compromise is chosen which produces optimum performance over a limited range of source impedances.

The programmability of the 2015 provides close to optimum performance for source impedances up to $4k\Omega$, and is within 1dB of the theoretical minimum value between 500Ω and $2.5k\Omega$.

Figure 3 shows the recommended bias resistor versus source impedance. Note that single ended sources have a different value from balanced ones. This is due to the uncorrelated nature of the input noise currents of the 2015.

2015 Inputs

Although the 2015 inputs are fully floating, care must be exercised to ensure that both inputs have a DC bias connection capable of maintaining them within the input common mode range. The usual method of achieving this is to ground one side of a transducer as in figure 4(a), but an alternative way is to float the transducer and use two resistors to set the bias point as in figure 4(b). The value of these resistors can be up to 10k or so, but they should be kept as small as possible to limit common mode noise. Noise generated in the resistors themselves is negligible since it is attenuated by the transducer impedance. Balanced transducers give the best noise immunity, and interface directly as in figure 4(c).

}



FIGURE 3. OPTIMUM R_{BIAS} vs SOURCE RESISTANCE



FIGURE 4. THREE WAYS OF INTERFACING TRANSDUCERS FOR HIGH NOISE IMMUNITY

(a)Single ended. (b)Pseudo differential. (c)True differential.

Phantom Power

)

A recommended circuit for phantom microphone powering is shown in figure 5. Z1 through Z4 provide transient overvoltage protection for the 2015 whenever microphones are plugged in and out.



FIGURE 5. 2015 WITH PHANTOM POWER

Trimming the 2015

The gain of the 2015 can be easily trimmed by adjustment of R_G. However, two further trims may be desirable: offset voltage and common mode rejection; although the 2015 provides excellent untrimmed performance in both respects.

Figure 6 shows a method of trimming both these parameters.

VR₁ is the CMRR trim, and should be adjusted for minimum output with an 8Vp-p amplitude 60Hz sirie wave common to both inputs.

VR₂ is the offset voltage trim, and should be selected from the following table:

V _{R2}			
	27k-47kΩ	47k-68kΩ	68k-150kΩ
G = 10	500k Ω	250k Ω	250k Ω
G = 100	500k Ω	100kΩ	100k Ω
G = 1000	250k Ω	100k Ω	50k Ω

The offset trim should follow the CMRR trim, since there is a small (non-reciprocal) interaction.

The offset trim can also be used to null out the gain control feedthrough. The output offset at low gains is determined by the matching of the feedback resistors while at high gain it is determined by the matching of the input transistors. If the gain setting is changed rapidly, the output shift can cause an (audible) click or thump. To reduce or eliminate this, the offset at high gains is adjusted to be equal to the offset at low gains.





© 1983 by Solid State Micro Technology, Inc., 2076B Walsh Avenue, Santa Clara, CA 95050. All Rights Reserved.



Solid State Micro Technology cannot assume responsibility for use of any circuitry described other than the circuitry entirely embodied in an SSMT product. No other circuit licenses are implied. Solid State Micro Technology reserves the right, at any time without notice, to change said circuitry.