


128K (16K×8) NMOS ONE TIME PROGRAMMABLE ROM

- FAST ACCESS TIME: 150ns
- 0 to +70°C STANDARD TEMPERATURE RANGE
- SINGLE + 5V POWER SUPPLY
- ±10% V_{CC} TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (40mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE



		NECTIONS
VPP		28) VCC
A12	1 2-	27 PGM
A 7	13	26) A13
A 6	[4	25] 48
A 5	0 9	24 A9
A 4	[6	23 A 11
A 3	C +	22] OE
A 2	[e	21 A10
A 1	0 1	20 CE
A 0	[10	19 07
0 0	1 II.	18 06
01	12	17 05
02	[13	16 04
GND	[H4	15 03

PIN NAMES

A0-A13	ADDRESS INPUT
CE	CHIP ENABLE INPUT
OE	OUTPUT ENABLE INPUT
PGM	PROGRAM
00-07	DATA INPUT/OUTPUT


DESCRIPTION

The ST27128AP is a 131,072-bit one time programmable read only memory (OTP ROM). It is organized as 16,384 words by 8 bits and manufactured using SGS-THOMSON' NMOS-E3 process.

The ST27128AP with its single +5V power supply and with an access time of 200ns, is ideal for use with high performance +5V microprocessor such as Z8, Z80 and Z8000. The ST27128AP has an important feature which is to separate the output control, Ouptut Enable (OE) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems.

The ST27128AP also features a standby mode which reduces the power dissipation without increasing access time. The active current is 85mA while the maximum standby current is only 40mA, a 53% saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The ST27128AP has an "Electronic Signature" that allows programmers to automatically identify device type and pinout. The ST27128AP is available in a 28-lead dual in-line plastic package and therefore cannot be rewritten.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Values	Unit
VI	All Input or Output voltages with respect to ground	+ 6.25 to - 0.6	V
V _{PP}	Supply voltage with respect to ground	+14 to -0,6	V
Tamb	Ambient temperature under bias	- 10 to + 80	°C
T _{stg}	Storage temperature range	- 65 to + 125	°C
	Voltage on pin 24 with respect to ground	+ 13.5 to - 0.6	V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING MODES

PINS	CE (20)	OE (22)	A9 (24)	PGM (27)	V _{рр} (1)	V _{CC} (28)	OUTPUTS (11-13, 15-19)
READ	VIL	VIL	X	VIH	Vcc	Vcc	DOUT
OUTPUT DISABLE	VIL	VIH	X	VIH	Vcc	V _{CC}	HIGH Z
STANDBY	VIH	X	X	X	V _{CC}	Vcc	HIGH Z
FAST PROGRAMMING	VIL	VIH	X	VIL	VPP	Vcc	DIN
VERIFY	VIL	VIL	X	VIH	V _{PP}	Vcc	DOUT
PROGRAM INHIBIT	VIH	X	X	X	V _{PP}	Vcc	HIGH Z
ELECTRONIC SIGNATURE	VIL	VIL	V _H	VIH	Vcc	Vcc	CODES

NOTE: X can be VIH or VIL VH = 12V ±0.5V



READ OPERATION

DC AND AC CONDITIONS

Selection Code	- 15X/ - 20X	- 20/ - 25/ - 30
Operating Temperature Range	0 to 70°C	0 to 70°C
V _{CC} Power Supply (1.2)	5V ±5%	5V ± 10%
V _{PP} Voltage (2)	$V_{PP} = V_{CC}$	V _{PP} = V _{CC}

DC AND OPERATING CHARACTERISTICS

				Values		
Symbol	Parameter	Test Conditions	Min.	Тур. (3)	Max.	Unit
JLI	Input Load Current	V _{IN} = 5.5V			10	μA
ILO	Output Leakage Current	$V_{OUT} = 5.5V$			10	μA
I _{PP1} (2)	VPP Current Read Standby	Vpp = 5.5V			5	mA
ICC1 ⁽²⁾	V _{CC} Current Standby	CE = VIH			40	mA
ICC2 ⁽²⁾	V _{CC} Current Active	CE = OE = V _{IL} V _{PP} = V _{CC}			85	mA
VIL	Input Low Voltage		- 0.1		+ 0.8	V
VIH	Input High Voltage		2.0		V _{CC} +1	V
VOL	Output Low Voltage	l _{OL} = 2.1 mA			0.45	V
VOH	Output High Voltage	l _{OH} = - 400 μA	2.4			V
V _{PP} ⁽²⁾	V _{PP} Read Voltage	$V_{CC} = 5V \pm 0.25V$	3.8		Vcc	V

AC CHARACTERISTICS

		V _{CC} ± 5%	27128	A-15X	27128	A-20X					
Symbol	Parameter	V _{CC} ± 10%			2712	BA-20	2712	BA-25	2712	8A-30	Unit
		Test Conditions	Min	Max	Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay	CE = OE = VIL		150		200		250		300	ns
^t CE	CE to Output Delay	OE = VIL		150		200		250		300	ns
tOE	OE to Output Delay	CE = VIL		65		75		100		120	ns
tDF ⁽⁴⁾	OE High to Output Float	CE = VIL		55	0	55	0	60	0	105	ns
tон	Output Hold from Address CE or OE Whichever Occurred First	CE = OE = VIL	0		0		0		0		ns

CAPACITANCE⁽⁵⁾ (T_{amb} = 25°C, f = 1 MHz)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
C _{IN²}	Input Capacitance	$V_{IIN} = 0V$		4	6	рF
COUT	Output Capacitance	V _{OUT} = 0V		8	12	pF

Notes:


 V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP}.
 Typical values are for T_{amb} = 25°C and nominal supply voltages.
 This parameter is only sampled and not 100% tested. Output Float is defined as the point where data is no longer driven. (See timing diagram). 5. This parameter is only sampled and is not 100% tested.




READ OPERATION (Continued)


AC TEST CONDITIONS Output Load: 100pF + 1TTL Gate Input Rise and Fall Times: ≤20ns Input Pulse Levels: 0.45 to 2.4V Timing Measurement Reference Levels: Inputs 0.8 and 2V Outputs 0.8 and 2V

AC TESTING INPUT/OUTPUT WAVEFORM





AC WAVEFORMS



Notes:

- Typical values are for T_{amb} = 25°C and nominal supply voltage.
 This parameter is only sampled and not 100% tested.
 OE may be delayed up to taccc toc after the tailing edge CE without impact on tacc.
 tpr is specified from OE or CE whichever occurs first.



DEVICE OPERATION

The seven modes of operations of the ST27128AP are listed in the Operating Modes. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

READ MODE

The ST27128AP has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection.

Assuming that addresses are stable, address access time (t_{ACC}) is equal to delay from CE to output (t_{CE}). Data is available at the outputs after the falling edge of OE, assuming that CE has been low and addresses have been stable for at least t_{ACC} - t_{OE} .

STANDBY MODE

The ST27128AP has a standby mode which reduces the maximum active power current from 85 mA to 40 mA. The ST27128AP is placed in the standby mode by applying a TTL high signal to the \overline{CE} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

OUTPUT OR-TIEING

Because OTPs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a) the lowest possible memory power dissipation
- b) complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, CE should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer: the standby current level, the active current level, and tran-

sient current peaks that are produced by the falling and rising edges of CE. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors.

It is recommended that a 1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μ F bulk electrolytic capacitors should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

PROGRAMMING

Caution: exceeding 13V on pin 1 (V_{PP}) will damage the ST27128AP.

When delivered, all bits of the ST27128AP are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word.

The ST27128AP is in the programming mode when V_{PP} input is at 12.5V and \overrightarrow{CE} and \overrightarrow{PGM} are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs ST27128AP EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each bytes is continually monitored to determine when it has been successfully programmed. A flowchart of the ST27128AP Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram.

The duration of the initial PGM pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3Xmsec. (X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular ST27128AP location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.



DEVICE OPERATION (Continued)

The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6V$ and $V_{PP} = 12.5V$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = V_{PP} = 5V$.

PROGRAM INHIBIT

Programming of multiple ST27128APs in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel M27128BA may be common. A TTL low pulse applied to a ST27128AP's \overline{CE} input, with V_{PP} at 12.5V, will program that ST27128AP. A high level \overline{CE} input inhibits the other ST27128AP from being programmed.

PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with OE at V_{II}, \overline{CE} at V_{II}, PGM at V_{IH} and V_{PP} at 12.5V.

ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C + 5°C ambient temperature range that is required when programming the ST27128AP. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the ST27128AP. Two identifier bytes may than be sequenced from the device outputs by toggling address line A0 (pin 10) from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0 = VIL) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the SGS-THOMSON ST27128AP, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

PINS	A0 (10)	07 (19)	O6 (18)	05 (17)	O4 (16)	O3 (15)	O2 (13)	01 (12)	00 (11)	Hex Data
MANUFACTURER CODE	VIL	0	0	1	0	0	0	0	0	20
DEVICE CODE	VIH	1	0	0	0	1	0	0	1	89

ELECTRONIC SIGNATURE MODE

PROGRAMMING OPERATION ($T_{amb} = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC}^{(1)} = 6V \pm 0.25V$, $V_{PP}^{(1)} = 12.5V \pm 0.3V$)

DC AND OPERATING CHARACTERISTIC

Question	Parameter	Test Conditions		Unit		
Symbol	Parameter	(See note 1)	Min.	Тур.	Max.	Unit
iLI	Input Current (All Inputs)	V _{IN} = V _{IL} or V _{IH}			10	μA
VIL	Input Low Level (All Inputs)		- 0.1		0.8	V
VIH	Input High Level		2.0		V _{CC} +1	V
V _{OL}	Output Low Voltage During Verify	I _{OL} = 2.1 mA			0.45	V
V _{OH}	Output High Voltage During Verify	$I_{OH} = -400 \ \mu A$	2.4			V
I _{CC2}	V _{CC} Supply Current (Program & Verify)				100	mA
IPP2	Vpp Supply Current (Program)	CE = VIL			50	mA
VID	A9 Electronic Signature Voltage		11.5		12.5	V

AC CHARACTERISTICS

Querra have l	Devenuetor	Test Conditions		Values		
Symbol	Parameter	(See note 1)	Min.	Тур.	Max.	Unit
t _{AS}	Address Setup Time		2			μS
tOES	OE Setup Time		2			μS
t _{DS}	Data Setup Time		2			μS
t _{AH}	Address Hold Time		0			μS
tDH	Data Hold Time		2			μS
tDFP(4)	Output Enable Output Float Delay		0		130	ns
tvps	V _{PP} Setup Time		2			μs
tvcs	V _{CC} Setup Time		2			μs
t _{CES}	CE Setup Time		2			μS
tpw	PGM Initial Program Pulse Width	(see Note 3)	0.95	1.0	1.05	ms
tOPW	PGM Overprogram Pulse Width	(see Note 2)	2.85		78.75	ms
tOE	Data Valid from OE				150	ns

Notes:


V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of the iteration counter value X.

3. Initial Program Pulse width tolerance is 1msec ±5%

This parameter is only sampled and not 100% tested. Output Float is defined as the point where data is no longer driven (see timing diagram).



PROGRAMMING WAVEFORMS




Notes:

- 1
- 2
- The input timing reference level is 0.8V for a V_{IL} and 2V for a V_{IH} t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer When programming the ST27128AP a 0.1μF capacitor is required across V_{PP} and GROUND to suppress spurious voltage transients which can damage the device. 3.



FAST PROGRAMMING FLOWCHART



ORDERING INFORMATION

Part Number	Access Time	Supply Voltage	Temp. Range	Package
ST27128A-15XCP	150 ns	5V ± 5%	0 to +70°C	DIP-28
ST27128A-20XCP	200 ns	5V ± 5%	0 to + 70°C	DIP-28
ST27128A-20CP	200 ns	5V ± 10%	0 to + 70°C	DIP-28
ST27128A-25CP	250 ns	5V ± 10%	0 to + 70°C	DIP-28
ST27128A-30CP	300 ns	5V ± 10%	0 to +70°C	DIP-28

PACKAGE MECHANICAL DATA

28-PIN PLASTIC DIP

