

SY6500

8-Bit Microprocessor Family

Features

- Single 5 V ±5% Power Supply
- N Channel, Silicon Gate, Depletion Load Technology
- Eight Bit Parallel Processing
- 56 Instructions
- Decimal and Binary Arithmetic
- Thirteen Addressing Modes
- True Indexing Capability
- Programmable Stack Pointer
- Variable Length Stack
- Interrupt Capability
- Non-maskable Interrupt
- Use with Any Type or Speed Memory
- Bi-directional Data Bus

- Instruction Decoding and Control
- Addressable Memory Range of up to 65K Bytes
- "Ready" Input
- Direct Memory Access Capability
- Bus Compatible with MC6800
- Choice of External or On-board Clocks
- 1 MHz, 2 MHz Operation
- On-chip Clock Options
 - External Single Clock Input
 Crystal Time Base Input
- 40 and 28 Pin Package Versions
- Pipeline Architecture

Description


The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the SY6500 family are software compatible within the group and are bus compatible with the MC6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers for four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs or crystals provide the time base. The external clock versions are geared for the multi-processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz, 3 MHz and 4 MHz maximum operating frequencies.

Members of the Family


Part Number	Clocks	Pins	IRQ	NMI	RYD	Addressing
SY6502	On-Chip	40	$\overline{\checkmark}$	$\overline{\checkmark}$		64K
SY6507		28	, v	•	V	8K
SY6512	External	40			シー	64K

Ordering Information





SY6500



NOTE: 1. CLOCK GENERATOR IS NOT INCLUDED QN SY651X. 2. ADDRESSING CAPABILITY AND CONTROL OPTIONS VARY WITH EACH OF THE SY6500 PRODUCTS.

SY6500

Absolute Maximum Ratings*


Rating	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	V
Input Voltage	Vin	-0.3 to +7.0	V
Operating Temperature	TA	0 to +70	°C
Storage Temperature	T _{STG}	-55 to +150	°C


Comment*

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

D.C. Characteristics ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0-70^{\circ}C$) (\emptyset_1 , \emptyset_2 applies to SY651X, $\emptyset_{o(in)}$ applies to SY650X)

all 650X devices $\int \{a, b\}$	1,2,3 MHz 4 MHz	+2.0 +3.3	V _{CC} V _{CC}	V V
			•	v
	All Speeds	V _{CC} -0.5	V _{CC} + 0.25	v
Input Low Voltage Logic, Ø _{o (in)} (650X) Ø ₁ , Ø ₂ (651X)		-0.3 -0.3	+0.8 +0.2	V
Input Loading (V _{in} = 0 V, V _{cc} = 5.25 V) RDY, S.O.		-10	-300	μΑ
Input Leakage Current $(V_{in} = .0 \text{ to } 5.25 \text{ V}, V_{CC} = 0)$ Logic (Excl. RDY, S.O.) ϑ_1, ϑ_2 (651X) $\vartheta_0(in)$ (650X)			2.5 100 10.0	μΑ μΑ μΑ
Three-State (Off State) Input Current (V _{in} = 0.4 to 2.4 V, V _{cc} = 5.25 V) DB0-DB7			±10	μA
Output High Voltage (I _{LOAD} = -100μAdc, V _{CC} = 4.75 V) SYNC, DB0-DB7, A0-A15, R/Ŵ	1, 2 MHz	2.4	-	v
Output Low Voltage $(I_{LOAD} = 1.6 \text{mAdc}, V_{CC} = 4.75 \text{ V})$ SYNC, DB0-DB7, A0-A15, R/ \overline{W}	1, 2 MHz	_	0.4	v
Power Dissipation 1 MHz a (V _{CC} = 5.25V)	and 2 MHz	-	700	mW
Capacitance ($V_{in} = 0, T_A = 25^{\circ}C, f = 1 MHz$)				
	DBE		10 15	
A0-A15, R/ \overline{W} , SYNC		-	12	рF
Ø ₁ (651X)		-	50	





SY6500

Dynamic Operating Characteristics $(V_{CC} = 5.0 \pm 5\%, T_A = 0^\circ \text{ to } 70^\circ \text{C})$ 1 MHz 2 MHz Parameter Symbol Min. Max. Min. Max. Units 651X Cycle Time TCYC 1.00 40 0.50 40 μs Ø1 Pulse Width 430 215 T_{PWHØ1} _ ----ns Ø₂ Pulse Width T_{PWHØ2} 470 _ 235 ns ____ Delay Between \emptyset_1 and \emptyset_2 ΤD 0 0 ____ _ ns \emptyset_1 and \emptyset_2 Rise and Fall Times[1] 25 0 20 0 Τ_R, Τ_F ns 650X Cycle Time TCYC 1.00 40 0.50 40 μs Ø_{o(IN)} Low Time^[2] $T_{L_{0_{o}}}$ 480 240 ____ ___ ns Ø_{o(IN)} High Time^[2] 460 _ 240 T_{HØo} ____ ns Ø_o Neg to Ø₁ Pos Delay^[5] T₀₁₊ 10 70 10 70 ns Ø_o Neg to Ø₂ Neg Delay^[5] 65 65 5 T₀₂__ 5 ns Ø_o Pos to Ø₁ Neg Delay^[5] 65 5 65 5 T₀₁₋₋ ns \emptyset_{o} Pos to \emptyset_{2} Pos Delay^[5] 15 75 15 75 ns T₀₂₊ Ø_{o(IN)} Rise and Fall Time^[1] 0 30 0 20 T_{RO}, T_{FO} ns T_{LØo}-20 Ø1(OUT) Pulse Width T_{LØ₀}-20 T_{LØo} ns T_{PWHØ1} Τ_{LØo} Ø2(OUT) Pulse Width T_{PWHØ2} τ_{ιøς}-40 T_{LØ₀}-10 T_{LØ},-40 T_{LØ0}-10 ns Delay Between \emptyset_1 and \emptyset_2 5 тρ 5 ns Ø₁ and Ø₂ Rise and Fall Times^[1,3] 25 25 T_R, T_F ns ----------650X, 651X R/W Setup Time TRWS 225 140 ____ ns R∕₩ Hold Time TRWH 30 30 ns Address Setup Time 225 140 TADS ____ _ ns T_{ADH} Address Hold Time 30 30 ns **Read Access Time** TACC ____ 650 _ 310 nş Read Data Setup Time 100 50 T_{DSU} _ ----ns Read Data Hold Time 10 10 Т_{НВ} ----_ ns Write Data Setup Time 20 175 20 100 TMDS ns Write Data Hold Time 60 150 60 $\mathbf{T}_{\mathbf{HW}}$ 150 ns Sync Setup Time T_{SYS} 350 _ ____ 175 ns Sync Hold Time 30 30 TSYH _ _ ns RDY Setup Time^[4] T_{RS} 200 200 ns

Notes:

1. Measured between 10% and 90% points.

2. Measured at 50% points.

3. Load = 1 TTL load +30 pF.

4. RDY must never switch states within T_{RS} to end of ϕ_2 .

5. Load = 100 pF.

6. The 2 MHz devices are identified by an "A" suffix.

Timing Diagram Note:

Because the clock generation for the SY650X and SY651X is different, the two clock timing sections are referenced to the main timing diagram by three reference lines marked REF 'A', REF 'B' and REF 'C'. Reference between the two sets of clock timings is without meaning. Timing parameters are referred to these lines and scale variations in the diagrams are of no consequence.



Pin Functions

Clocks (ϕ_1, ϕ_2)

The SY651X requires a two phase non-overlapping clock that runs at the V_{CC} voltage level.

The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Clock generator circuits are shown elsewhere in this data sheet.

Address Bus A₀-A₁₅)

(See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pF.

Data Bus (DB₀-DB₇)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are three-state buffers, capable of driving one standard TTL load and 130 pF.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the three-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two $\langle \phi_2 \rangle$ clock, thus allowing data output from microprocessor only during ϕ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low. This signal is available on the SY6512, only.

Ready (RDY)

This input signal allows the user to halt the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one, (ϕ_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (ϕ_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If ready is low during a write cycle, it is ignored until the following read opeation. Ready transitions must not be permitted during ϕ_2 time.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At the time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no futher interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going transition on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$ also requires an external 3K Ω resistor to V_{CC} for proper wire-OR operations.

Inputs $\overline{\text{IRQ}}$ and $\overline{\text{NMI}}$ are hardware interrupts lines that are sampled during ϕ_2 (phase 2) and will begin the appropriate interrupt routine on the ϕ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of ϕ_1 .

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset (RES)

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal

SY6500

reset procedure detailed above.

Read/Write (R/\overline{W})

This output signal is used to control the direction of data transfers between the processor and other circuits on the data bus. A high level on R/\overline{W} signifies data into the processor; a low is for the data transfer out of the processor.

SY6500

ADC Add Memory to Accumulator with Carry	LDA Load Accumulator with Memory
AND "AND" Memory with Accumulator	LDX Load Index X with Memory
ASL Shift left One Bit (Memory or Accumulator)	LDY Load Index Y with Memory
· · · ·	LSR Shift One Bit Right (Memory or Accumulator)
BCC Branch on Carry Clear	
BCS Branch on Carry Set BEQ Branch on Result Zero	NOP No Operation
- · · · · · · · · · · · · · · · · · · ·	ORA "OR" Memory with Accumulator
BIT Test Bits in Memory with Accumulator BMI Branch on Result Minus	PHA Push Accumulator on Stack
BNE Branch on Result not Zero	PHP Push Processor Status on Stack
BPL Branch on Result Plus	PLA Pull Accumulator from Stack
BRK Force Break	PLP Pull Processor Status from Stack
BVC Branch on Overflow Clear	ROL Rotate One Bit Left (Memory or Accumulator)
BVS Branch on Overflow Set	ROR Rotate One Bit Right (Memory or Accumulator
CLC Clear Carry Flag	RTI Return from Interrupt
CLD Clear Decimal Mode	RTS Return from Subroutine
CLI Clear Interrupt Disable Bit	SBC Subtract Memory from Accumulator
CLV Clear Overflow Flag	with Borrow
CMP Compare Memory and Accumulator	SEC Set Carry Flag
CPX Compare Memory and Index X	old out out y hug
CPY Compare Memory and Index Y	SED Set Decimal Mode
DEC Decrement Memory by One	SEI Set Interrupt Disable Status
DEX Decrement Index X by One	STA Store Accumulator in Memory
DEY Decrement Index Y by One	STX Store Index X in Memory
EOR "Exclusive-or" Memory with Accumulator	STY Store Index Y in Memory
NC Increment Memory by One	TAX Transfer Accumulator to Index X
INX Increment Index X by One	TAY Transfer Accumulator to Index Y
NY Increment Index X by One	TSX Transfer Stack Pointer to Index X
·	TXA Transfer Index X to Accumulator
JMP Jump to New Location JSR Jump to New Location Saving Return Address	TXS Transfer Index X to Stack Pointer TYA Transfer Index Y to Accumulator

ADDRESSING MODES

Accumulator Addressing

This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

Immediate Addressing

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

Absolute Addressing

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

Zero page Addressing

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency. Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

Indexed Absolute Addressing — (X, Y indexing)

This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

Indexed Zero Page Addressing -- (X, Y indexing)

This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero

Implied Addressing

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Relative Addressing

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

Indexed Indirect Addressing

In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

Indirect Indexed Addressing

In indirect indexed addressing (referred to as [Indirect], Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being hte high order eight bits of the effective address.


SY6500


Absolute Indirect


The second byte of the instruction contains the lwo order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.

Programming Characteristics

PROGRAMMING MODEL







| - A | C - A (4) (1)
A (1)
O | '(4) (1) 69 2 (1) 29 2 $0 < 0$ (2) (2) $C = 0$ (2) (2) $Z = 1$ (2) (2) $Z = 0$ (2) (2) $N = 0$ (2) (2) $V = 0$ (2) (2) $V = 1$ (2) (2) | 29 2 2 20
ØE | D 4 3
D 4 3
E 6 3
C 4 3 | 3 65 3
3 25 3
3 66 5
3 24 3
3 24 3
3 25 3 | 3 2
3 2
5 2 0
3 2
7
9 | 9A 2 | 2 1
9
1
D
 | • OP N
1
99 7
18 2
D8 2 | 6 2 2 1 2 1 | 61
21 | N #
6 2
6 2

 | 71 5 | 2
 | | 2 | 0P 1
7D 4 | 4 3 | 79
 | 4 | # OF
3
3

 | N | 3 | OP | N | # C | DP I | N
 | ≭ N
J
J
t _
- | v Z
 | C
7
7 | <u> </u> | D
_ |
|---|--|--|--|---|---|--|--
---|---|--|---
--
--
---|---|---|---|---|--|--
--
---|--
--
---|---|--|--|---|---|--
--
---|--|--
---|---|
| - A
CH ON C-0
CH ON C-1
CH ON Z=1
CH ON X=0
CH ON X=0
G 11
CH ON V=0
CH ON V=1 | A (1)
0 √ 0
0 N C=0 (2)
0 N C=1 (2)
0 N Z=1 (2)
0 N Z=0 (2)
0 N Z=0 (2)
0 N V=0 (2)
1
0 N V=0 (2)
0 N V=1 (2)
0 N V=1 (2)
(1) | (1) 29 2 $(1) 29 2$ $(1) 29 2$ $(1) 29 2$ $(2) 2 2$ $(2) 2 2$ $(2) 2 2$ $(2) 2 2$ $(2) 2 2$ $(2) 2 2$ $(2) 2 2$ $(2) 2 2$ $(1) 2 2$ | 29 2 2 20
9 2 2 20
9 5
9 5
9 5
9 5
9 5
9 5
9 5
9 5
9 5
9 5 | D 4 3
E 6 3
C 4 3 | 3 25 3
3 6 5
3 24 3
3 C5 3 | 3 2
5 2 0
3 2
2 | 9 A 2 | 9
1
D
 | 18 2
D8 2 | 2 ²
7 1
2 1 | 21 |

 | | 2
 | | | | |
 | |

 | ! | | | | | |
 | 1
1
1
- |
 | J
- J | <u></u> | _ |
| 0 ◀ 0
CH ON C=0
CH ON C=1
CH ON Z=1
CH ON Z=0
CH ON N=0
g 11
CH ON V=0
CH ON V=1 | 0 ◀ 0
0 N C=0 (2)
0 N C=1 (2)
0 N Z=1 (2)
0 N Z=0 (2)
0 N Z=0 (2)
0 N V=0 (2)
1
0 N V=0 (2)
0 N V=1 (2)
(1) | 0 ≪ 0
C=0 (2)
C=1 (2)
Z=1 (2)
Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | C9 2 2 CD
E0 2 2 EC | E 6 3 | 3 6 5
3 24 3
3 C5 3 | 5 2 9 | 9 A 2 | 9
1
D
 | 18 2
D8 2 | 7 1 | 1 | 6 2

 | 31 5 |
 | 35 4 | 2 | 2014 | | 1 20
 | |

 | | | | | | |
 | -
- |
 | , | | |
| CH ON C=0
CH ON C=1
CH ON Z=1
CH ON Z=0
CH ON N=0
I
I
CH ON V=0
CH ON V=1 | ON C-9 (2)
ON C-1 (2)
ON Z-1 (2)
ON Z-1 (2)
ON Z-0 (2)
ON N=0 (2)
11
ON V=0 (2)
ON V=1 (2)
ON V=1 (2)
(1) | C=0 (2)
C=1 (2)
Z=1 (2)
Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | C9 2 2 CD
E0 2 2 EC | 2C 4 3 | 3 24 3 | 3 2 | | 9
1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | |
 | | | | |
 | 4 | 3

 | | | | | | |
 | (_
 |
 | 1 | | - |
| CH ON C+1
CH ON Z=1
CH ON Z=0
CH ON N=0
(g 1)
CH ON V=0
CH ON V=1 | ON C-1 (2)
ON Z=1 (2)
ON Z=0 (2)
ON N=0 (2)
11
ON V=0 (2)
ON V=1 (2)
0N V=1 (2)
(1) | C+1 (2)
Z=1 (2)
N=1 (2)
Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | C9 2 2 CD
E0 2 2 EC | :D 4 3 | 3 C5 3 | | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | |
 | 16 6 | 2 | 16 | 7 3 |
 | |

 | | | | | | |
 | _
 |
 | | - | - |
| CH ON Z=1
CH ON X=0
CH ON X=0
(g 1)
CH ON V=0
CH ON V=1 | ON Z=1 (2)
ON N=1 (2)
ON Z=0 (2)
ON N=0 (2)
11
ON V=0 (2)
ON V=1 (2)
ON V=1 (2) | Z=1 (2)
N=1 (2)
Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | C9 2 2 CD
E0 2 2 EC | :D 4 3 | 3 C5 3 | | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | | 11
 | | 11 | 1 | |
 | |

 | 2 | | 1 | | | | -+-
 | - |
 | - | | |
| CH ON N=1
CH ON Z=0
CH ON N=0
g 11
CH ON V=0
CH ON V=1 | ON N=1 (2)
ON Z=0 (2)
ON N=0 (2)
1)
ON V=0 (2)
ON V=1 (2) | N=1 (2)
Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | C9 2 2 CD
E0 2 2 EC | :D 4 3 | 3 C5 3 | | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | | ++
 | _ | | \rightarrow | |
 | | _

 | 2 | | ···· | -+ | | | - 1
 | - |
 | - | | - |
| CH ON N=1
CH ON Z=0
CH ON N=0
g 11
CH ON V=0
CH ON V=1 | ON Z=0 (2)
ON N=0 (2)
11
ON V=0 (2)
ON V=1 (2)
(1) | Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | C9 2 2 CD
E0 2 2 EC | :D 4 3 | 3 C5 3 | | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | |
 | | | | |
 | | F

 | 2 | 2 | | | | | - 1
 | | -
 | - | | - |
| CH ON Z=0
CH ON N=0
ig 11
CH ON V=0
CH ON V=1 | ON Z=0 (2)
ON N=0 (2)
11
ON V=0 (2)
ON V=1 (2)
(1) | Z=0 (2)
N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | EØ 2 2 EC | | | 3 2 | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | |
 | | | | |
 | | 1

 | | | | | | |
 | M | l, <i>1</i>
 | - | | - |
| CH ON N=0
g 11
CH ON V=0
CH ON V=1 | ON N=Ø (2)
11
ON V=Ø (2)
ON V=1 (2) | N=0 (2)
V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | EØ 2 2 EC | | | 3 2 | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | 1 |
 | | | | |
 | |

 | 2 | | - i | | | |
 | - |
 | - | | - |
| g 1
CH ON V=0
CH ON V=1 | 1)
ON V=Ø (2)
ON V=1 (2)
(1) | V=0 (2)
V=1 (2)
(1) C9 2
E0 2 | EØ 2 2 EC | | | 3 2 | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | |
 | 1 | | | |
 | |

 | 2 | | | | | |
 | - |
 | - | | - |
| CH ON V=0
CH ON V=1 | ON V=0 (2)
ON V=1 (2) | (1) C9 2
ۯ 2 | EØ 2 2 EC | | | 3 2 | | 1
D
 | 18 2
D8 2 | 2 1 | 1 |

 | | ++
 | | | | | ļ
 | ┝╍┝ | 110

 | 2 | 2 | -+ | - | | _+ | +
 | -+- |
 | - | | - |
| CH ON V=1 | ON V=1 (2) | (1) C9 2
ۯ 2 | EØ 2 2 EC | | | 3 2 | | D
 | D8 2 | | |

 | |
 | | | | |
 | |

 | | | | | | |
 | 1- |
 | | , | - |
| | (1) | (1) C9 2
E 8 2 | EØ 2 2 EC | | | 3 2 | | D
 | D8 2 | | |

 | |
 | 1 | | | |
 | |

 | 2 | | | | | |
 | - | _
 | - | ~ . | - 1 |
| M | | EØ 2 | EØ 2 2 EC | | | 3 2 | | D
 | D8 2 | | |

 | |
 | | | | |
 | | 70

 | 2 | 2 | | | | | | |
|---|---|---|---|---|---|---|---|
 | - | - | - |
| M | | EØ 2 | EØ 2 2 EC | | | 3 2 | |
 | | I∡ 1 | |

 | |
 | | | | |
 | | 1

 | | | | | | |
 | 1 | _
 | ø | - | - |
| M | | EØ 2 | EØ 2 2 EC | | | 3 2 | | 5
 | I E O I O | 2 1 | - + - + | ┼┼┩

 | | ++
 | -+ | + | -+ | -+ | +
 | $\left + \right $ | +

 | + | \vdash | -+ | + | -+- | -+- |
 | +- |
 | - | | 0 |
| M | | EØ 2 | EØ 2 2 EC | | | 3 2 | 1 | ~
 | 58 2
88 2 | | |

 | |
 | | | 1 | |
 | | 1

 | | | | | | |
 | - |
 | - | Ø. | - |
| M | | EØ 2 | EØ 2 2 EC | | | 3121 | | 8
 | 58 Z | | | 6 2

 | |
 | | | - | |
 | | 3

 | | | | | | | | |
|---|---|---|---|---|---|---|---|
 | - | | - |
| м | | | | -u∣++ i.3 | 41 6 8 1 7 | | |
 | | | | ° 4

 | | 11
 | 4 | 11 | Juli | - 3 | Loa
 | * | 1

 | | | | | | |
 | 11 |
 | | | - | | | | | |
| M | | | | | | | |
 | | | |

 | |
 | | | | |
 | | 1

 | | | | | | |
 | 11 |
 | ', | | _ |
| | | 1 | | | | | | ++
 | +-+- | ┟┼╂╌ | +-+ | ┥┼╌┨

 | \vdash | † †,
 | 06 6 | 1,1 | DE | 7 2 | +
 | -+- | +

 | + | H | \rightarrow | + | - | + | -+-
 | +; | -
 | - | | |
| × | | 1 | | | ٦°° | | | L.C.
 | CA 2 | 2 1 | |

 | |
 | | * | | . 3 |
 | |

 | | | | | | |
 | Ľ | , ',
 | _ | | * | | | | | |
| | | | | | | | |
 | | | 1 |

 | |
 | | | | |
 | |

 | | | | | | |
 | 11 |
 | _ | _ ` | _ |
| → A | a (1) | (1) 49 2 | 49 2 2 40 | D 4 3 | 3 45 3 | 3 2 | |
 | | | | 6 2

 | 51 5 | 2
 | 55 4 | 2 | 504 | 4 3 | 59
 | 4 | 3

 | | | | | | |
 | T, |
 | _ | | _ |
| - M | | | | | | | |
 | | | |

 | 3 |
 | | | | |
 | 1 |

 | | | | | | |
 | E | , j
 | _ | | _ |
| - x | | | = = | | 1 | ++ | 1 | -+ +_
 | +-+- | 2 1 | 1 + | †- †- †

 | | t ť
 | 1 | +-+ | | Ť |
 | | +

 | | | | + | + | + | -+-
 | Ť |
 | | | |
| + Y | | I 1 | | | | | 1 | I LE
 | E8 2 | | |

 | |
 | ĺ | | | |
 | |

 | | | | | | |
 | | j,
 | _ | | | | | | | |
| TO NEW LOC | | | | | | 1 1 | |
 | | 2 1 | 1 1 |

 | | 11
 | 1 | | | |
 | | 1

 | | | 6C . | 5 | 3 | | 1
 | 1_ |
 | _ | | _ | | | | | |
| g. 2) JUMP SU | | LOC | 40 | C 3 3 | 3 | | |
 | | 2 1 | |

 | |
 | | | | |
 | | 1

 | | | - | ` [' | | |
 | _ |
 | _ | · | _ |
| | | | | 1 1 1 | | | |
 | | 2 1 | | 6 2

 | 61 5 | 2
 | 85 4 | 2 | во | 4 3 | 89
 | 4 | 1

 | | | | | | |
 | Ι, | ,
 | - | | _ |
| OPERATION | ERATION | MP SUB
(1) A9 2
IIIII A9 2
IIIIII A9 | A9 2 2 AD | 0 6 3
D 4 3
MOLUTE
P N # | 3
3 A5 3
E ZERO F
OP N | | | (UND)
 | C8 2 | PLIED |) (III | (ND, X)

 | OPN |
 | | 1 | | | T
 | |

 | | | | + | _ | _ | _
 | _ |
 | | | 2 |
| | ERATION (1) | MP SUB
(1) A9 2
IIIII A9 2
IIIIII A9 2
(1) A9 2 | A9 2 2 AD
MOLEGIATE AND
A9 2 2 AD
A0 2 2 AD
A0 2 2 AD
A0 2 2 AD | 6 3
D 4 3
MOLUTE
P N #
E 4 3
C 4 3 | 3
3 A5 3
2 ZERO F
OP N
3 A6 3
3 A4 3 | PAGE
N # 0
3 2
3 2 | ACCUM
OP N | cum.
v # 0
 | C8 2 | PLIED |) (III | (ND, X)

 | OP N |
 | B4 4 | | вс | | BE
 | 4 | 1

 | | | | | _ | 36 | _
 | 2 1 | √
↓
 | _ | | - |
| 0 ► | €RATION
(1)
(1)
(1)
C → C | MP SUB
(1) A9 2
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A8 2
(1) A8 2 | A9 2 2 AD
MOLEGIATE AND
A9 2 2 AD
A0 2 2 AD
A0 2 2 AD
A0 2 2 AD | 0 6 3
D 4 3
MOLUTE
P N #
E 4 3 | 3
3 A5 3
2 ZERO F
OP N
3 A6 3
3 A4 3 | PAGE
N # 0
3 2
3 2 | | CUM.
V # O
2 1
 | C8 2 | PLIED
N # OF | • (III | (ND, X)

 | OP N |
 | B4 4
56 6 | | BC 4
5E 7 | |
 | 4 | 3

 | | | | | _ | _ | _
 | 2 7 | J
J
J
 | -
-
• | | - |
| | €RATION
(1)
(1)
(1)
(1)
C
► C | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
OP N
(1) A3 2
(1) A3 2 | A9 2 2 AD
MULTIATE AND
A0 2 2 AD
A0 2 AD
A0 4 AD
AD
A0 4 AD
AD
AD
AD
AD
AD
AD
AD
AD
AD | 0 6 3
D 4 3
MOLUTE
P N #
E 4 3
C 4 3
E 6 3 | 3
3 A5 3
45 3
OP N
3 A6 3
3 A4 3
3 46 5 | PAGE
N # 0
3 2
3 2
5 2 4 | ACCUM
OP N
4A 2 | CUM.
V # O
2 1 | C8 2
 | PLIE0
N # OF | • (III
• OP 1
1 | (ND, X)
N #

 | | ŧ | 56 6
 | 2 | 5E 7 | 7 3 |
 | |

 | | | | | _ | _ | _
 | 2 7 7 9 | J
J
J
 | | | -
-
- |
| | EAATION
(1)
(1)
(1)
C
A
A | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 | A9 2 2 AD
MOLEGIATE AND
A9 2 2 AD
A0 2 2 AD
A0 2 2 AD
A0 2 2 AD | 0 6 3
D 4 3
MOLUTE
P N #
E 4 3
C 4 3
E 6 3 | 3
3 A5 3
45 3
OP N
3 A6 3
3 A4 3
3 46 5 | PAGE
N # 0
3 2
3 2
5 2 4 | ACCUM
OP N
4A 2 | cum.
v # O
2 1
E | C8 2
 | PLIE0
N # OF | 0 (41)
OP (
1
@1 | (ND, X)

 | | ŧ | 56 6 | 2
 | 5E 7 | 7 3 |
 | | 3

 | | | | | _ | _ | _
 | 2 |
 | | | -
-
-
- |
| ERATION
A
5-1 | ERATION
(1)
(1)
(1)
(1)
(1)
C
A
C
A
S-1 → S | MP SUB
(1) A9 2
MBEE DEA
MC (1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 2
S-1 → S | A9 2 2 AD
MULTIATE AND
A0 2 2 AD
A0 2 AD
A0 4 AD
AD
A0 4 AD
AD
AD
AD
AD
AD
AD
AD
AD
AD | 0 6 3
D 4 3
MOLUTE
P N #
E 4 3
C 4 3
E 6 3 | 3
3 A5 3
45 3
OP N
3 A6 3
3 A4 3
3 46 5 | PAGE
N # 0
3 2
3 2
5 2 4 | ACCUM
OP N
4A 2 | cum.
v # O
2 1
E.
4 | C8 2
 | PLIE0
N # OF
2 1
61
3 1 | 0 (11
OP 1
1
@1 | (ND, X)
N #

 | | ŧ | 56 6
 | 2 | 5E 7 | 7 3 |
 | |

 | | | | | _ | _ | _
 | 2 J
J
Q
J
J
J
J |
 | -
-
-
-
- | | |
| ERATION
- A
S-1
S-1 | EAATION
(1)
(1)
(1)
(1)
(1)
C
C
SATION
A
S-1 → S
S-1 → S | MP SUB
(1) A9 2
MDE DAA
MOP N
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 2
S-1 → S
S-1 → S
S-1 → S | A9 2 2 AD
MULTIATE AND
A0 2 2 AD
A0 2 AD
A0 4 AD
AD
A0 4 AD
AD
AD
AD
AD
AD
AD
AD
AD
AD | 0 6 3
D 4 3
MOLUTE
P N #
E 4 3
C 4 3
E 6 3 | 3
3 A5 3
45 3
OP N
3 A6 3
3 A4 3
3 46 5 | PAGE
N # 0
3 2
3 2
5 2 4 | ACCUM
OP N
4A 2 | cum.
V # O
2 1 E
44 | CB 2
 | PLIE0
N # OF
2 1
3 1
3 1 | 0 (1)
OP (
1
0 1
1 | (ND, X)
N #

 | | ŧ | 56 6
 | 2 | 5E 7 | 7 3 |
 | |

 | | | | | _ | _ | _
 | 2 3 4 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 1 9 |
 | | | |
| ERATION
A
S-1
S-1
S-1
S-1 | EAATION
(1)
(1)
(1)
CI→ C
CATION
A
S-1→ S
S-1→ S
S-1→ S
Ms→ A | MP SUB
(1) A9 2
methods
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 2
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A | A9 2 2 AD
MULTIATE AND
A0 2 2 AD
A0 2 AD
A0 4 AD
AD
A0 4 AD
AD
AD
AD
AD
AD
AD
AD
AD
AD | 0 6 3
D 4 3
MOLUTE
P N #
E 4 3
C 4 3
E 6 3 | 3
3 A5 3
45 3
OP N
3 A6 3
3 A4 3
3 46 5 | PAGE
N # 0
3 2
3 2
5 2 4 | ACCUM
OP N
4A 2 | cum.
V # O
2 1 E
44
91
61 | CB 2
 | PLIED
N # OF
2 1
61
3 1
3 1
4 1 | 0 (1)
OP (
1
0 (1)
1
1 | (ND, X)
N #

 | | ŧ | 56 6
 | 2 | 5E 7 | 7 3 |
 | |

 | | | | | _ | _ | _
 | - |
 | - | | |
| O
ERATION
→ A
S 5-1
S-1
S Ms
S Ms | EAATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P | MP SUB
(1) A9 2
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 2
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
MS \rightarrow A
MS \rightarrow P | A9 2 2 AD
MOLEDIATE AMO
DP N # OP
A2 2 2 AE
A0 2 2 AE
46
2 4 A
46
39 2 2 0D | 0 6 3
D 4 3
E 4 3
E 4 3
E 6 3
D 4 3
D 4 3 | 3
3 A5 3
4 ZENO /
OP N
3 A6 3
3 A4 3
3 46 5
3 95 3 | 1 PAGE
N # 0
3 2
3 2
5 2 4
3 2 | ACCUM
OP N
4A 2 | cum.
v # O
2 1
E
44
94
94
94
94
94
94
94
94
94
 | CB 2 | PLIED
N # OF
2 1
61
3 1
3 1
4 1 | 0 (1)
OP (
1
0 (1)
1
1 | (ND, X)
N #

 | | 21
 | 56 6
15 4 | 2 | 5E 7 | 7 3 | 19
 | |

 | | | | | _ | _ | _
 | ľ | V
V
V
V
V
V
(R)
 | STC | |

 |
| 0)→
ERATION
→ A
5 5-1
S Ms
- S Ms
01→{C | EAATION
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
C
C | MP SUB
(1) A9 2
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 2
S-1 → S
S-1 → S
S-1 → S
S-1 → S
Ms → A
Ms → P
←C ← | A9 2 2 AD
MINEONATE AMO
DP N # OP I
A2 2 2 AC
A0 2 2 AC
4E
29 2 2 0D
20 2 2 AD | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
E 6 3 | 3
3 A5 3
4 ZEROP N
3 A6 3
3 A6 3
3 A6 5
3 95 3
4 6 5
3 95 3
3 26 5 | 1 PAGE
N # 0
3 2
3 2
5 2 4
3 2
5 2 4
3 2
5 2 2 | ACCUM
OP N
4A 2
2A 2 | Cum
N # O
2 1
E
44
61
22 1
 | CB 2 | PLIED
N # OF
2 1
61
3 1
3 1
4 1 | 0 (1)
OP (
1
0 (1)
1
1 | (ND, X)
N #

 | | 21
 | 56 6
15 4
36 6 | 2 2 2 2 | 5E 7 | 7 3 | 19
 | |

 | | | | | _ | _ | _
 | ↓
↓ | ン
ン
ン
・
ン
・
ン
・
ン
・
、
・
・
、
・
、
・
、
・
、・
、・
、・
 | -
STC
√ | | |
| 0 →
ERATION
→ A
5 5-1
S-1
S Ms
- S Ms
- S Ms
- Ol ← C
- Ol ← C | ERATION (1) (1) (1) (1) C ATION A $5-1 \rightarrow S$ $Ms \rightarrow P$ $Ol \leftarrow C$ 7 $d \rightarrow$ | MP S∪B
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A9 2
S-1 → S
S-1 → S
MS → A
MS → A
MS → A
MS → A | A9 2 2 AD
MINEONATE AMO
DP N # OP I
A2 2 2 AC
A0 2 2 AC
4E
29 2 2 0D
20 2 2 AD | 0 6 3
D 4 3
E 4 3
E 4 3
E 6 3
D 4 3
D 4 3 | 3
3 A5 3
4 ZEROP N
3 A6 3
3 A6 3
3 A6 5
3 95 3
4 6 5
3 95 3
3 26 5 | 1 PAGE
N # 0
3 2
3 2
5 2 4
3 2
5 2 4
3 2
5 2 2 | ACCUM
OP N
4A 2
2A 2 | CUMA
CUMA
V # D
2 1
E
2 1
E
44
4
4
8
6
5
2
2 1
2 1
 | CB 2 | PLIED
N # OF
2 1
G1
3 1
4 1
4 1 |) (())
(())
(())
(())
(())
(())
(())
((| (ND, X)
N #

 | | 21
 | 56 6
15 4 | 2 2 2 2 | 5E 7 | 7 3 | 19
 | |

 | | | | | _ | _ | _
 | ↓
↓ |
 | -
s⊤c
√
√ | | |
| 0 →
ERATION
→ A
5 5-1
S Ms
- S Ms
- S Ms
- O ← C
 | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 $\rightarrow S$
Ms $\rightarrow P$
$O \rightarrow C$
Ms $\rightarrow P$
$O \rightarrow C$
T
D BTRN INT. | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A9 2
S-1 → S
S-1 → S
S-1 → S
MS → A
MS → A
MS → P
C →
RN INT | A9 2 2 AD
MINEONATE AMO
DP N # OP I
A2 2 2 AC
A0 2 2 AC
4E
29 2 2 0D
20 2 2 AD | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
E 6 3 | 3
3 A5 3
4 ZEROP N
3 A6 3
3 A6 3
3 A6 5
3 95 3
4 6 5
3 95 3
3 26 5 | 1 PAGE
N # 0
3 2
3 2
5 2 4
3 2
5 2 4
3 2
5 2 2 | ACCUM
OP N
4A 2
2A 2 | Cuee Cuee Cuee Cuee Cuee Cuee Cuee Cuee
 | CB 2 | PLIE0
N # OF
2 1
6 1 | 0 (4)
0 0 0
1
0 1
1
1
1
1
1
1
1
1
1
1
1
1
1 | (ND, X)
N #

 | | 21
 | 56 6
15 4
36 6 | 2 2 2 2 | 5E 7 | 7 3 | 19
 | |

 | | | | | _ | _ | _
 | ↓
↓ |
 | -
STC
√ | | |
| 0 →
ERATION
→ A
5 5-1
S-1
S Ms
- S Ms
- S Ms
- Ol ← C
- Ol ← C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
MINEONATE AMO
DP N # OP I
A2 2 2 AC
A0 2 2 AC
4E
29 2 2 0D
20 2 2 AD | 0 6 3 10 4 3 10 5 5 10 5 5 10 5 5 10 5 5 10 5 | 3
3 A5 3
4 22100 P
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 95 3
3 26 5
3 66 5 | 1 PAGE N # 0 3 2 2 5 2 4 3 3 2 5 2 4 3 5 2 5 2 5 2 5 2 | ACCUR
OP N
4A 2
2A 2
6A 2 | Cuee Cuee Cuee Cuee Cuee Cuee Cuee Cuee
 | CB 2 | PLIE0
N # OF
2 1
6 1
6 1
6 1 | 0 (11
OP /
0 1 1
1
1
1
1
1
1
1
1
1
1 | (ND, X)
N #

 | 11 5 |
 | 56 6
15 4
36 6
76 6 | 2 2 2 2 2 2 | 5E 7
1D 4
3E 7
7E 7 | 7 3
4 3
7 3
7 3 | 19
 | 4: | 3

 | | | | | _ | _ | _
 | ↓
↓ |
 | -
s⊤c
√
√ | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD Implementation Amountation Amountation DP N # OP A2 2 2 AC A0 3 3 AC A0 4 4 AC A0 5 4 AC A0 5 4 AC A0 4 4 AC A0 5 4 AC A0 5 4 AC A0 4 4 AC A0 4 4 AC A0 4 4 AC A0 | 0 6 3 10 4 3 10 5 5 10 5 5 10 5 5 10 5 5 10 5 | 3
3 A5 3
4 22100 P
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 95 3
3 26 5
3 66 5 | 1 PAGE N # 0 3 2 2 5 2 4 3 3 2 5 2 4 3 5 2 5 2 5 2 5 2 | ACCUR
OP N
4A 2
2A 2
6A 2 | Cuew Cuew Cuew Cuew Cuew Cuew Cuew Cuew
 | CB 2 | PLIE0
N # OF
2 1
6 1
6 1
6 1
E 1 | (11 (| (BB, X)
N #
6 2

 | 11 5 |
 | 56 6
15 4
36 6
76 6 | 2 2 2 2 2 2 | 5E 7
1D 4
3E 7
7E 7 | 7 3
4 3
7 3
7 3 | 19
 | 4: | 3

 | | | | | _ | _ | _
 | ↓
↓ |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD Implementation Amountation Amountation DP N # OP A2 2 2 AC A0 3 3 AC A0 4 4 AC A0 5 4 AC A0 5 4 AC A0 4 4 AC A0 5 4 AC A0 5 4 AC A0 4 4 AC A0 4 4 AC A0 4 4 AC A0 | 0 6 3 10 4 3 10 5 5 10 5 5 10 5 5 10 5 5 10 5 | 3
3 A5 3
4 22100 P
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 95 3
3 26 5
3 66 5 | 1 PAGE N # 0 3 2 2 5 2 4 3 3 2 5 2 4 3 5 2 5 2 5 2 5 2 | ACCUR
OP N
4A 2
2A 2
6A 2 | Cume
Cume
2 1
E
2 1
E
44
66
33
 | CB 2 | PLIE0
N # OF
2 1
4 1
6 1
6 1
6 1
E 1
2 1 | 0 Kill 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | (BB, X)
N #
6 2

 | 11 5 |
 | 56 6
15 4
36 6
76 6 | 2 2 2 2 2 2 | 5E 7
1D 4
3E 7
7E 7 | 7 3
4 3
7 3
7 3 | 19
 | 4: | 3

 | | | | | _ | _ | _
 | ↓
↓ |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD Implementation Amountation Amountation DP N # OP A2 2 2 AC A0 3 3 AC A0 4 4 AC A0 5 4 AC A0 5 4 AC A0 4 4 AC A0 5 4 AC A0 5 4 AC A0 4 4 AC A0 4 4 AC A0 4 4 AC A0 | 0 6 3 10 4 3 10 5 5 10 5 5 10 5 5 10 5 5 10 5 | 3
3 A5 3
4 22100 P
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 95 3
3 26 5
3 66 5 | 1 PAGE N # 0 3 2 2 5 2 4 3 3 2 5 2 4 3 5 2 5 2 5 2 5 2 | ACCUR
OP N
4A 2
2A 2
6A 2 | CUM.
CUM.
V V O
C
CUM.
C
CUM.
C
C
C
C
C
C
C
C
C
C
C
C
C
 | CB 2 | PLIE0
N # OF
2 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1 | 0 HM M OP 1 | (BB, X)
N #
6 2

 | 11 5 |
 | 56 6
15 4
36 6
76 6 | 2 2 2 2 2 2 | 5E 7
1D 4
3E 7
7E 7 | 7 3
4 3
7 3
7 3 | 19
 | 4: | 3

 | | | | | _ | _ | _
 | ↓
↓ |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A0 2 2 AE
A0
2 2 AE
AE
4 B
2 AE
4 B
2 AE
4 B
2 AE
4 B
4 B
4 B
4 B
4 B
4 B
4 B
4 B | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
D 4 3
D 4 3
D 4 3 | 3
3 A5 3
4 ZERO P
W OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 B5 3
3 B5 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 4 3 2 5 2 6 3 2 5 2 6 3 2 3 2 5 3 2 2 4 3 2 | ACCUM
OP N
4A 2
2A 2
6A 2 | CUM.
CUM.
V V O
C
CUM.
C
CUM.
C
C
C
C
C
C
C
C
C
C
C
C
C
 | CB 2
mr OP N
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
1
40 6
60 6
3B 2
FB 2 | PLIE0
N # OF
2 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1
2 1 | 0 Hill 00 00 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | (BB, X)
N #
6 2

 | 11 5
F1 5 |
 | 56 6
15 4
36 6
76 6
F5 4 | 2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3

 | | | | | _ | _ | _
 | ↓
↓ |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A0 2 2 AE
A0
2 2 AE
AE
4 B
2 AE
4 B
2 AE
4 B
2 AE
4 B
4 B
4 B
4 B
4 B
4 B
4 B
4 B | 0 6 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 10 4 3 | 3
3 A5 3
4 ZERO P
W OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 B5 3
3 B5 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 4 3 2 5 2 6 3 2 5 2 6 3 2 3 2 5 3 2 2 4 3 2 | ACCUM
OP N
4A 2
2A 2
6A 2 | CUM.
CUM.
V V O
C
CUM.
C
CUM.
C
C
C
C
C
C
C
C
C
C
C
C
C
 | CB 2
mr OP N
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
1
40 6
60 6
3B 2
FB 2 | PLIE0
N # OF
2 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1
2 1 | 0 Hill 00 00 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 6 2

 | 11 5
F1 5 |
 | 56 6
15 4
36 6
76 6
F5 4 | 2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3

 | | | | | | _ |
 | |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A0 2 2 AE
A0
2 2 AE
AE
4 B
2 AE
4 B
2 AE
4 B
2 AE
4 B
4 B
4 B
4 B
4 B
4 B
4 B
4 B | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
D 4 3
D 4 3
D 4 3 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE W O 3 2 3 2 5 2 4 4 3 2 4 3 2 5 2 2 4 4 3 2 5 2 6 3 2 3 2 4 3 2 3 2 4 3 2 2 4 4 3 2 3 2 4 | ACCUM
OP N
4A 2
2A 2
6A 2 | CUM.
CUM.
V V O
C
CUM.
C
CUM.
C
C
C
C
C
C
C
C
C
C
C
C
C
 | CB 2
mr OP N
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
1
40 6
60 6
3B 2
FB 2 | PLIE0
N # OF
2 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1
2 1 | 0 Hill 00 00 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 6 2

 | 11 5
F1 5 | 2 1
 | 56 6
15 4
36 6
76 6
F5 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3

 | | | | | | 36 |
 | × × × + × + + + + + + + + + + + + + + + |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A0 2 2 AE
A0
2 2 AE
AE
4 B
2 AE
4 B
2 AE
4 B
2 AE
4 B
4 B
4 B
4 B
4 B
4 B
4 B
4 B | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
E 7
E 6 3
E 7
E 6 3
E 7
E 7
E 6 3
E 7
E 7
E 7
E 7
E 7
E 7
E 7
E 7 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE W O 3 2 3 2 5 2 4 4 3 2 4 3 2 5 2 2 4 4 3 2 5 2 6 3 2 3 2 4 3 2 3 2 4 3 2 2 4 4 3 2 3 2 4 | ACCUM
OP N
4A 2
2A 2
6A 2 | Cum
Cum
X
X
Z
2
1
E
2
1
E
4
4
8
6
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1 | CB 2
mr OP N
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
1
40 6
60 6
3B 2
FB 2
 | PLIED
N # OF
2 1
3 1
3 1
4 1
4 1
4 1
6 1
6 1
6 1
6 1
8 1
2 1
2 1
8 1 | Ø (im) Ø Ø I Ø I I I I I I I I I I I I I I I I I I I I | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2
 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3

 | | | | | | 36 |
 | × × × + × + + + + + + + + + + + + + + + |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
E 7
E 6 3
E 7
E 6 3
E 7
E 7
E 6 3
E 7
E 7
E 7
E 7
E 7
E 7
E 7
E 7 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE W O 3 2 3 2 5 2 4 4 3 2 4 3 2 5 2 2 4 4 3 2 5 2 6 3 2 3 2 4 3 2 3 2 4 3 2 2 4 4 3 2 3 2 4 | ACCUM
OP N
4A 2
2A 2
6A 2 | CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA | CB 2
 | PLIE0
N # OF
2 1
3 1
3 1
4 1
4 1
6 1
6 1
2 1
2 1
2 1
81
2 1
2 1 | Image: state | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3
 | 19
F9
 | 4 3 | 3
 | |
 | | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto |
 | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
E 7
E 6 3
E 7
E 6 3
E 7
E 7
E 6 3
E 7
E 7
E 7
E 7
E 7
E 7
E 7
E 7 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE W O 3 2 3 2 5 2 4 4 3 2 4 3 2 5 2 2 4 4 3 2 5 2 6 3 2 3 2 4 3 2 3 2 4 3 2 2 4 4 3 2 3 2 4 | ACCUM
OP N
4A 2
2A 2
6A 2 | Cuee Cuee Cuee Cuee Cuee Cuee Cuee Cuee | CB 2
 | PLIE0
N # OF
2 1
3 1
3 1
4 1
4 1
6 1
6 1
6 1
6 1
8 1
2 1
2 1
2 1
2 1
2 1
2 1
2 1 | Image: state | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3
 | 19
F9
 | 4 3 | 3
 | |
 | | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto |
 | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow P
$Q \leftarrow C \leftarrow$
1) RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
E 7
E 6 3
E 7
E 6 3
E 7
E 7
E 6 3
E 7
E 7
E 7
E 7
E 7
E 7
E 7
E 7 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE W O 3 2 3 2 5 2 4 4 3 2 4 3 2 5 2 2 4 4 3 2 5 2 6 3 2 3 2 4 3 2 3 2 4 3 2 2 4 4 3 2 3 2 4 | ACCUM
OP N
4A 2
2A 2
6A 2 | Cume
Cume
2 1
E
2 1
E
44
66
33
F
77
A
A
B
88 | CB 2
BCP N
FOP N
FA 2
FA 2
FA 3
GB 3
GB 3
GB 3
GB 4
28
49
66
66
66
66
66
38
28
78
2
FB 2
78
2
AA 2
BA 2
BA 2
BA 2
 | PLIE0
N # OF
2 1
3 1
3 1
4 1
4 1
6 1
6 1
6 1
8 1
2 1
2 1
2 1
2 1
2 1
2 1
2 1
2 | Image: marked bit with a second sec | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3
 | 19
F9
 | 4 3 | 3
 | |
 | | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto |
 | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
E 7
E 6 3
E 7
E 6 3
E 7
E 7
E 6 3
E 7
E 7
E 7
E 7
E 7
E 7
E 7
E 7 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesso | CB 2
mr CP N
FA 2
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
FB 2
FB 2 | PLIE0
N # OF
2 1
4 1
3 1
4 1
4 1
6 1
6 1
6 1
81
2 1
2 1
2 1
2 1
2 1
2 1
2 1
2 | Image: marked bit with a second sec | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9

 | 4 3 | 3
 | | | | |
 | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto | | |
| 0 →
ERATION
→ A
5 5-1
S Ms
- S Ms
- S Ms
- O ← C
 | ERATION
(1)
(1)
(1)
$O \rightarrow C$
A
S-1 $\rightarrow S$
Ms $\rightarrow P$
$O \rightarrow C$
Ms $\rightarrow P$
$O \rightarrow C$
T
D BTRN INT. | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A9 2
S-1 → S
S-1 → S
S-1 → S
MS → A
MS → A
MS → P
C →
RN INT | A9 2 2 AD
MINEONATE AMO
DP N # OP I
A2 2 2 AC
A0 2 2 AC
4E
29 2 2 0D
20 2 2 AD | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
E 6 3 | 3
3 A5 3
4 ZEROP N
3 A6 3
3 A6 3
3 A6 5
3 95 3
4 6 5
3 95 3
3 26 5 | 1 PAGE
N # 0
3 2
3 2
5 2 4
3 2
5 2 4
3 2
5 2 2 | ACCUM
OP N
4A 2
2A 2 | Cuee Cuee Cuee Cuee Cuee Cuee Cuee Cuee
 | CB 2 | PLIE0
N # OF
2 1
6 1 | 0 (4)
0 0 0
1
0 1
1
1
1
1
1
1
1
1
1
1
1
1
1 | (ND, X)
N #

 | | 21
 | 56 6
15 4
36 6 | 2 2 2 2 | 5E 7 | 7 3 | 19
 | |

 | | | | | _ | _ | _
 | ↓
↓ |
 | -
s⊤c
√
√ | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A0 2 2 AE
A0
2 2 AE
AE
4 4
2 2 4
AE
4 5
4 5
4 5
4 5
4 5
4 5
4 5
4 5 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
D 4 3
D 4 3
D 4 3 | 3
3 A5 3
4 ZERO P
W OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 B5 3
3 B5 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 4 3 2 5 2 6 3 2 5 2 6 3 2 3 2 5 3 2 2 4 3 2 | ACCUM
OP N
4A 2
2A 2
6A 2 | CUM.
CUM.
V V O
C
CUM.
C
CUM.
C
C
C
C
C
C
C
C
C
C
C
C
C
 | CB 2
mr OP N
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
1
40 6
60 6
3B 2
FB 2 | PLIE0
N # OF
2 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1
2 1 | 0 Hill 00 00 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 6 2

 | 11 5
F1 5 |
 | 56 6
15 4
36 6
76 6
F5 4 | 2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3

 | | | | | _ | _ | _
 | ↓
↓ |
 | sto | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | CUM.
CUM.
V V O
C
CUM.
C
CUM.
C
C
C
C
C
C
C
C
C
C
C
C
C | CB 2
mr OP N
FA 2
FA 2
FA 3
GB 3
GB 4
2B 4
1
40 6
60 6
3B 2
FB 2
 | PLIE0
N # OF
2 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1
2 1 | 0 Hill 00 00 1 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7
 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3
 |
 | | | | | 36 |
 | × × × + × + + + + + + + + + + + + + + + | | sto
 | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | Cum
Cum
X
X
Z
2
1
E
2
1
E
4
4
8
6
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
2
1
1
1
1
1
1
1
1
1
1
1
1
1 | CB 2
mmPut
M OP N
EA 2
48 3
68 4
28 4
1
49 6
68 4
28 4
1
49 6
69 6
38 2
F8 2
78 2
 | PLIED
N # OF
2 1
3 1
3 1
4 1
4 1
4 1
6 1
6 1
6 1
6 1
8 1
2 1
2 1
8 1 | Ø (im) Ø Ø I Ø I I I I I I I I I I I I I I I I I I I I | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7
 | 7 3 4 3 7 3 7 3 4 3 | 19
F9
 | 4 3 | 3
 |
 | | | | | 36 |
 | × × × + × + + + + + + + + + + + + + + + | | sto
 | | |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA
CUMA | CB 2
mP-11
OP N
EA 2
48 3
68 4
28 4
1
49 6
69 6
38 2
F8 2
78 2
78 2
AA 2
 | PLIED
N # OF
2 1
G 1
3 1
4 1
4 1
4 1
6 1
5 1
2 1
2 1
81
2 1
81
2 1 | Image: state | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9

 | 4 3 | 3
 | | |
 | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto | |
 |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | Cuee Cuee Cuee Cuee Cuee Cuee Cuee Cuee | CB 2
 | PLIE0
N # OF
2 1
3 1
3 1
4 1
4 1
6 1
6 1
6 1
8 1
2 1
2 1
2 1
2 1
2 1
2 1
2 1 | Image: state | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9

 | 4 3 | 3
 | | |
 | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto | |
 |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | Cume
Cume
2 1
E
2 1
E
44
66
33
F
77
A
A
B
88 | CB 2
BCP N
FOP N
FA 2
FA 2
FA 3
GB 3
GB 3
GB 3
GB 4
28
49
66
66
66
66
66
38
28
78
2
FB 2
78
2
AA 2
BA 2
BA 2
BA 2
 | PLIE0
N # OF
2 1
3 1
3 1
4 1
4 1
6 1
6 1
6 1
8 1
2 1
2 1
2 1
2 1
2 1
2 1
2 1
2 | Image: marked bit with a second sec | 6 2


 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9


 | 4 3 | 3
 | | |
 | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto | |
 |
| 0
ERATION
A
S
S
Ms
S
Ms
C
C
C
C
C
C
C
C
C
C
C
C
C | ERATION
(1)
(1)
(1)
(1)
C
A
S-1 \rightarrow S
S-1 \rightarrow S
S-1 \rightarrow S
Ms \rightarrow A
Ms \rightarrow A
Ms \rightarrow P
C
Z
D
D
RTRN INT.
2) RTRN SUB | MP SUB
(1) A9 2
(1) A9 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A2 2
(1) A3 2
S-1→S
S-1→S
S-1→S
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A
MS→A | A9 2 2 AD
A9 2 2 AD
A0
P N # OP
A2 2 2 AE
A9 2 2 AE
A8
A8
A8
A8
A8
A8
A8
A8
A8
A8 | 0 6 3
10 4 3
■ 0 4 3
■ 0 4 3
P N #
E 4 3
C 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 3
D 4 3
E 6 | 3
3 A5 3
4 ZERO F
4 OP N
3 A6 3
3 A6 3
3 A6 3
3 A6 3
3 A6 5
3 95 3
3 66 5
3 66 5
3 E5 3
3 E5 3
3 86 3 | PAGE N # O 3 2 3 2 5 2 4 4 3 2 5 2 6 5 2 2 6 3 2 3 2 3 2 6 3 2 3 2 3 2 6 3 2 6 3 2 2 3 2 6 | ACCU
OP N
4A 2
2A 2
6A 2 | Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesson
Cuesso | CB 2
BCP N
FOP N
FA 2
FA 2
FA 3
GB 3
GB 3
GB 3
GB 4
28
49
66
66
66
66
66
38
28
78
2
FB 2
78
2
AA 2
BA 2
BA 2
BA 2
 | PLIE0
N # OF
2 1
4 1
3 1
4 1
4 1
6 1
6 1
5 1
2 1
2 1
2 1
2 1
2 1
2 1
2 1
2 | Image: marked bit with a second sec | 6 2

 | 11 5
F1 5 | 2 1 | 56 6
15 4
36 6
76 6
F5 4
95 4 | 2
2
2
2
2
2
2 | 5E 7
10 4
3E 7
7E 7 | 7 3 4 3 7 3 7 3 4 3 | 19
F9


 | 4 3 | 3
 | | |
 | | | 36 | | × × × + × + + + + + + + + + + + + + + +
 | | sto | |
 |
| | | A
M | A (1)
M | 1 (1) 49 2 2 4
M E
X | CE 6
A (1) 49 2 2 4D 4
M EE 6
X | CE 6 3 C6
CE 6 3 C6
CE 6 3 45
CE 6 3 45
EE 6 3 E6
X | A (1) 49 2 2 4D 4 3 45 3 2
M EE 6 3 E6 5 2
X | A (1) 49 2 2 4D 4 3 45 3 2
M EE 6 3 E6 5 2
 | A (1) 49 2 2 4D 4 3 45 3 2
M EE 6 3 E6 5 2 | A (1) 49 2 2 4D 4 3 45 3 2
BE 6 3 E6 5 2
M EE 6 3 E6 5 2
X EE 6 8 E6 5 2
X EE 6 8 E6 5 2
X EE 6 8 E6 5 2 | 1 1 49 2 2 4D 4 3 45 3 2 88 2 M 11 49 2 2 4D 4 3 45 3 2 M EE 6 3 E6 5 2 4 4 5 3 2 Y EE 6 3 E6 5 2 5 2 | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 M EE 6 3 45 3 2 4 4 1 4 4 1 4 1 4 1 4 1 4 1 4 1 4 4 1 4 <td< th=""><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 41 6 2 M 11 49 2 2 4D 4 3 45 3 2 88 2 1 41 6 2 M EE 6 3 E6 5 2 2 41 6 2 X EE 6 3 E6 5 2 1 41 6 2 Y D EW LOC 4C 3 3 2 E8 2 1 41 6 2 Y D EW LOC 4C 3 3 2 41 6 2 1 41 6 2 Y Image: Distributed and text and</th><th>Image: constraint of the second state of the second sta</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 8B 2 1 8B 2 1 8B 2 1 41 6 2 51 5 2 M A 1 49 2 2 4D 4 3 45 3 2 BB 2 1 41 6 2 51 5 2 M V EE 6 3 E6 5 2 V CB 2 1 41 6 2 51 5 2 V ONEW LOC 4C 3 3 3 2 EB 2 1 1 4 6 2 51 5 2 V ONEW LOC 4C 3 3 3 3 2 A1 6 2 B1 5 2 MUME DUB (11) A9 2 AD 4 3 A5 3 2 A1</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 51 5 2 55 4 M EE 6 3 E6 5 2 6 6 7 7 7 7 7 7 6 6 7 7 7 7 7 7 6 6 7 7 7 7 7 7 7 7 7 7 6 6 7</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 B8 2 1 B8 2 1 B8 2 1 41 6 2 55 4 2 M EE 6 3 E6 5 2 P</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 BB 2
 1 41 6 2 55 4 2 5D M EE 6 3 E6 5 2 F6 6 2 FE X EE 6 3 E6 5 2 CB 2 1 F6 6 2 FE X V DNEW LOC 4C 3 3 2 E8 2 1 F6 5 2 F6 2 FE F6 4</th><th>A (1) 49 2 2 4D 4 3 45 3 2 A A BB 2 1 BB 2 1 BB 2 1 A BB 2 1 A A 3 A A 3 A A A A A A A A A A A A BB A <td< th=""><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 M P</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 B8 2 1 B8 2 1 B8 2 1 B8 2 1 1 6 2 55 4 2 5D 4 3 59<!--</th--><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 Y EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 BB 2 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 P</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3</th><th>A (1) 49 2 2 4D 4 3 45 3 2 A A BB 2 1 A 1 6 2 55 4 2 50 4 3 59 4 3 50 50 50 50<</th><th>A (1) 49 2 2 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 6 2 55 4 2 55 4 3 59 4 3 M 2 2 4D 4 3 45 3 2 41 6 2 55 4 2 50 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O EB 2 1 CB 2 1 4 4 4 4 4 4 3 59 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</th><th>A (1) 49 2 2 40 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O E8 2 1 C8 2 1 2 6 3 2 6 3 3 4 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 50 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 6 7 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2
 1 41 6 2 55 4 2 5D 4 3 59 4 3<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 A<th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7</th><th>1 1</th><th>1 1</th></th></th></th></th></td<></th></td<> | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 41 6 2 M 11 49 2 2 4D 4 3 45 3 2 88 2 1 41 6 2 M EE 6 3 E6 5 2 2 41 6 2 X EE 6 3 E6 5 2 1 41 6 2 Y D EW LOC 4C 3 3 2 E8 2 1 41 6 2 Y D EW LOC 4C 3 3 2 41 6 2 1 41 6 2 Y Image: Distributed and text and | Image: constraint of the second state of the second sta | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 8B 2 1 8B 2 1 8B 2 1 41 6 2 51 5 2 M A 1 49 2 2 4D 4 3 45 3 2 BB 2 1 41 6 2 51 5 2 M V EE 6 3 E6 5 2 V CB 2 1 41 6 2 51 5 2 V ONEW LOC 4C 3 3 3 2 EB 2 1 1 4 6 2 51 5 2 V ONEW LOC 4C 3 3 3 3 2 A1 6 2 B1 5 2 MUME DUB (11) A9 2 AD 4 3 A5 3 2 A1 | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 51 5 2 55 4 M EE 6 3 E6 5 2 6 6 7 7 7 7 7 7 6 6 7 7 7 7 7 7 6 6 7 7 7 7 7 7 7 7 7 7 6 6 7 | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 B8 2 1 B8 2 1 B8 2 1 41 6 2 55 4 2 M EE 6 3 E6 5 2 P | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D M EE 6 3 E6 5 2 F6 6 2 FE X EE 6 3 E6 5 2 CB 2 1 F6 6 2 FE X V DNEW LOC 4C 3 3 2 E8 2 1 F6 5 2 F6 2 FE F6 4 | A (1) 49 2 2 4D 4 3 45 3 2 A A BB 2 1 BB 2 1 BB 2 1 A BB 2 1 A A 3 A A 3 A A A A A A A A A A A A BB A
 A A A A A A A A A A A A A <td< th=""><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 M P</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 B8 2 1 B8 2 1 B8 2 1 B8 2 1 1 6 2 55 4 2 5D 4 3 59<!--</th--><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 Y EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 BB 2 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 P</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3</th><th>A (1) 49 2 2 4D 4 3 45 3 2 A A BB 2 1 A 1 6 2 55 4 2 50 4 3 59 4 3 50 50 50 50<</th><th>A (1) 49 2 2 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 6 2 55 4 2 55 4 3 59 4 3 M 2 2 4D 4 3 45 3 2 41 6 2 55 4 2 50 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O EB 2 1 CB 2 1 4 4 4 4 4 4 3 59 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</th><th>A (1) 49 2 2 40 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O E8 2 1 C8 2 1 2 6 3 2 6 3 3 4 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4</th><th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 50 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 6 7 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 4 3<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 A
 A A<th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7</th><th>1 1</th><th>1 1</th></th></th></th></th></td<> | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 M P | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 B8 2 1 B8 2 1 B8 2 1 B8 2 1 1 6 2 55 4 2 5D 4 3 59 </th <th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 Y EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5</th> <th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 BB 2 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 P</th> <th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3</th> <th>A (1) 49 2 2 4D 4 3 45 3 2 A A BB 2 1 A 1 6 2 55 4 2 50 4 3 59 4 3 50 50 50 50<</th> <th>A (1) 49 2 2 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 6 2 55 4 2 55 4 3 59 4 3 M 2 2 4D 4 3 45 3 2 41 6 2 55 4 2 50 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O EB 2 1 CB 2 1 4 4 4 4 4 4 3 59 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</th> <th>A (1) 49 2 2 40 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1
 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O E8 2 1 C8 2 1 2 6 3 2 6 3 3 4 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4</th> <th>A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 50 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 6 7 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 4 3<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 A<th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7</th><th>1 1</th><th>1 1</th></th></th></th> | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 Y EE 6 3 E6 5 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 4 3 5 | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 BB 2 1 6 2 55 4 2 5D 4 3 59 4 3 M EE 6 3 E6 5 2 P | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 1 6 2 55 4 2 5D 4 3 59 4 3 | A (1) 49 2 2 4D 4 3 45 3 2 A A BB 2 1 A 1 6 2 55 4 2 50 4 3 59 4 3 50 50 50 50< | A (1) 49 2 2 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 6 2 55 4 2 55 4 3 59 4 3 M 2 2 4D 4 3 45 3 2 41 6 2 55 4
2 50 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O EB 2 1 CB 2 1 4 4 4 4 4 4 3 59 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | A (1) 49 2 2 40 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 55 4 2 55 4 3 59 4 3 M EE 6 3 E6 5 2 1 41 6 2 51 5 2 55 4 2 50 4 3 59 4 3 Y O E8 2 1 C8 2 1 2 6 3 2 6 3 3 4 3 4 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 50 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 6 7 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 4 3 59 </th <th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 4 3<!--</th--><th>1 A (1) 49 2 2 4D 4 3 45 3 2 A<th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7</th><th>1 1</th><th>1 1</th></th></th> | 1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 88 2 1 88 2 1 88 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 </th <th>1 A (1) 49 2 2 4D 4 3 45 3 2 A<th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7
 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7</th><th>1 1</th><th>1 1</th></th> | 1 A (1) 49 2 2 4D 4 3 45 3 2 A <th>1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7</th> <th>1 1</th> <th>1 1</th> | 1 A (1) 49 2 2 4D 4 3 45 3 2 CA 2 1 BB 2 1 BB 2 1 BB 2 1 41 6 2 55 4 2 5D 4 3 59 4 3 4 7 | 1 1 | 1 1 |


(6502 — 40 Pin Pa	ckage	
	<u> </u>	
RDY 🗖 2	39 🗖 Ø ₂ (OUT)	Features
Ø ₁ (OUT) 🔲 3	38 🗋 S.O.	
ÎRO 🗖 4	37 🗋 🖉 (IN)	
N.C. 🗖 5	36 🗖 N.C.	• 65K Addressable Bytes of Memory
	35 🗍 N.C.	
SYNC 🗖 7	34 🗍 R/W	IRQ Interrupt NMI Interrupt
V _{cc} □ 8	33 DB0	 On-the-chip Clock
AB0 🗖 🤋	32 DB1	
AB1 10	31 DB2	\checkmark TTL Level Single Phase Input
AB2 🗌 11	30 DB3	🗸 Crystal Time Base Input
AB3 🗌 12	29 🗋 DB4	SYNC Signal
AB4 🔤 13	28 DB5	
AB5 🚺 14	27 DB6	(can be used for single instruction execution)
AB6 🗌 15	26 DB7	 RDY Signal
AB7 16	25 🗋 AB15	(can be used for single cycle execution)
AB8 17	24 🔲 AB14	-
AB9 18	23 🗋 AB13	 Two Phase Output Clock for Timing of Support Chips
AB10 19 AB11 20	22 🔲 AB12 21 🗌 V _{SS}	
	28 Ø ₂ (OUT)	Features
V _{SS} □ 2 IRQ □ 3 NMI □ 4 V _{CC} □ 5 AB0 □ 6 AB1 □ 7 AB2 □ 8 AB3 □ 9 AB4 □ 10 AB5 □ 11 AB6 □ 12 AB7 □ 13	28 $ \emptyset_2 (OUT)$ 27 $ \emptyset_0 (IN)$ 26 $ R/\overline{W}$ 25 $ DB0$ 24 $ DB1$ 23 $ DB2$ 22 $ DB3$ 21 $ DB4$ 20 $ DB5$ 19 $ DB6$ 18 $ DB7$ 17 $ AB11$ 16 $ AB10$	Features • 4K Addressable Bytes of Memory (AB00-AB11) • On-the-chip Clock • IRQ Interrupt • NMI Interrupt • 8 Bit Bi-Directional Data Bus
RES 1 Vss 2 IRQ 3 NMI 4 Vcc 5 AB0 6 AB1 7 AB2 8 AB3 9 AB4 10 AB5 11 AB6 12	28	 4K Addressable Bytes of Memory (AB00-AB11) On-the-chip Clock IRQ Interrupt NMI Interrupt 8 Bit Bi-Directional Data Bus Features IRQ Interrupt (6504 only)
RES 1 Vss 2 IRQ 3 NMI 4 Vcc 5 AB0 6 AB1 7 AB2 8 AB3 9 AB4 10 AB5 11 AB6 12 AB7 13 AB8 14	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	 4K Addressable Bytes of Memory (AB00-AB11) On-the-chip Clock IRQ Interrupt NMI Interrupt 8 Bit Bi-Directional Data Bus






АВ6 🗌	15 26] D87	Iwo phase input
АВ7 🗋	16 25	AB15	Data Bus Enable
AB8 🗌	17 24	AB14	
АВ9 🗌	18 23] AB13	
AB10	19 22	AB12	
AB11 [20 21	□ v _{ss}	











SY65C02 CMOS 8-Bit Microprocessor Family

PRELIMINARY

Features

- High Performance n-Well HCMOS Family of Microprocessors
- Low Power Consumption, 4 mA at 1 MHz, 10 μA in Standby Operation Allowing Battery Operation
- Pin and Software Compatible with the NMOS 6500
- Improved Software Performance
 - 27 New Operation Codes
 - 15 Addressing Modes
 - -- 66 Microprocessor Instructions
 - 178 Total Operation Codes
- External or On-Board Clock Generation
 - On-Board Clock Generator can be Driven by an

External Single-Phase Clock Input, an RC Network, or a Crystal Circuit

- 1,2,3 or 4 MHz Operation
- Advanced Memory Access Timing Option
- Early Address Valid Allows High Speed
 Microprocéssor Use with Slow Memories
 Early Write Data for Dynamic Memories
- Decimal and Binary Arithmetic
- Programmable Stack Pointer
- Variable Length Stack
- Improved Operational Capabilities


Description


The CMOS 65C02 microprocessor is compatible with the NMOS 6500 family of microprocessors. This 8-bit microprocessor unit designed in Synertek's proprietary high performance N-well silicon gate technology offers higher performance than the original NMOS 6502. The design allows for operating frequencies up to 4 MHz, and below 1 MHz further reducing its already low power consumption.

Pin Configuration

Block Diagram

Not only is the 65C02 a low power version of the popular 6500 microprocessor, it also has these new features. Ability to tri-state the R/W line, address and data bus for DMA applications. Improved T_{ACC} specs allowing use with slower memory devices. A new optional output enhancing multiprocessing capabilityies. Two new addressing modes, an a larger instruction set providing the user with more compact programming capabilities.





Absolute Maximum Ratings (V_{DD} = 5.0 V \pm 5%, V_{SS} = 0 V, T_A = 0°C to 70°C)

Pin Function

Pin	Function
A ₀ -A ₁₅	Address Bus
D ₀ -D ₇	Data Bus
IRQ*	Interrupt Request
RDY*	Ready
ML	Memory Lock
NMI*	Non-Maskable Interrupt
SYNC	Synchronize
RES*	Reset

Comment*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

Pin	Function
<u>50</u> *	Set Overflow
NC	No Connection
R∕₩	Read/Write
V _{DD}	Power Supply (+5V)
V _{SS}	Internal Logic Ground
ϕ_0	Clock Input
φ ₁ , φ ₂	Clock Output

*This pin has an optional internal pullup for a No Connect condition.

DC Characteristics

	Symbol	Min.	Тур.	Max.	Unit
Input High Voltage ϕ_0 (IN)	V _{IH}	V _{SS} + 2.4		V _{DD}	v
RES, NMI, RDY, IRQ, Data, S.O.		V _{SS} + 2.0	_	_	V
Input Low Voltage \$\phi_0 (IN) \$\$\$ RES, NMI, RDY, IRQ, Data, S.O.	VIL	V _{SS} - 0.3		V _{SS} + 0.4 V _{SS} + 0.8	v v
Input Leakage Current {V _{IN} = 0 to 5.25V, V _{DD} = 5.25V) With Pullups Without Pullups	lin	-30		+10 +1.0	μ Α μ Α
Three State (Off State) Input Current ($V_{IN} = 0.4$ to 2.4V, $V_{CC} = 5.25V$) Data Lines	ITSI			10	μΑ
Output High Voltage (I _{OH} = −100 μAdc, V _{DD} = 4.75V, SYNC, Data, A ₀ -A ₁₅ , R/W)	V _{он}	V _{SS} + 2.4	_		v
Output Low Voltage {I _{OL} = 1.6 mAdc, V _{DD} = 4.75V, SYNC, Data, A ₀ -A ₁₅ , R/W}	V _{OL}	_	_	V _{SS} + 0.4	v
Supply Current f = 1 MHz	IDD	_		4	mA
Supply Current f =2 MHz	IDD	_	-	8	mA
Capacitance {V _{IN} = 0, T _A = 25°C, f = 1 MHz} Logic	C C _{IN}		_	5	pF
Data A₀-A ₁₅ , R∕W, SYNC ϕ₀ (IN)	C _{OUT} Cφ ₀ (IN)			10 10 10	

SY65C02

SY65C02

Function	NMOS 6502 Microprocessor	SY65C02 N	licroproces	sor
Indexed addressing across page boundary.	Extra read of invalid address.	Extra read of last in	nstruction b	yte.
Execution of invalid op codes.	Some terminate only by reset. Results	All are NOPs (rese	rved for futu	ure use).
,	are undefined.	Op Code	Bytes	Cycles
		X2	2	2
		X3, X7, XB, XF	1	1
		44	2	3
		54, D4, F4	2	4
		5C	3	8
		DC, FC	3	4
Jump indirect, operand = XXFF.	Page address does not increment.	Page address incre one additional cycl		adds
Read/modify/write instructions at effective address.	One read and two write cycles.	Two read and one	write cycle.	
Decimal flag.	Indeterminate after reset.	Initialized to binary reset and interrupt	,	0) after
Flags after decimal operation.	Invalid N, V and Z flags.	Valid flag adds one	additional	cycle.
Interrupt after fetch of BRK instruc- tion.	Interrupt vector is loaded, BRK vector is ignored.	BRK is executed, the executed.	nen interrup	ot is


Microprocessor Hardware Enhancements

Function	NMOS 6502	SY65C02
Assertion of Ready RDY during write operations.	Ignored.	Stops processor during ϕ_2 .
Unused input-only pins (IRQ, NMI, RDY, RES, SO).	Must be connected to low impedance signal to avoid noise problems.	Connected internally by a high- resistance to V _{DD} (approximately 250K ohm).

New Instruction Mnemonics

HEX	Mnemonic	Description
80	BRA	Branch relative always [Relative]
3A	DEA	Decrement accumulator [Accum]
1A	INA	Increment accumulator (Accum)
DA	PHX	Push X on stack [Implied]
5A	РНҮ	Push Y on stack [Implied]
FA	PLX	Pull X from stack [Implied]
7A	PLY	Pull Y from stack [Implied]
9C	STZ	Store zero [Absolute]
9E	STZ	Store zero [ABS, X]
64	STZ	Store zero [Zero Page]
74	STZ	Store zero [ZPG, X]
1C	TRB	Test and reset memory bits with accumulator [Absolute]
14	TRB	Test and reset memory bits with accumulator [Zero page]
OC	TSB	Test and set memory bits with accumulator [Absolute]
04	TSB	Test and set memory bits with accumulator [Zero page]
8 9	BIT	Test immediate with accumulator [IMMEDIATE]


SY65C02



SY65C02


.

		11	ЛНz	21	ЛНz	3 1	ЛНz	4 N	/Hz	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Delay Time, ϕO (IN) to $\phi 2$ (OUT)	t _{D¢0}	_	100	—	100		100		100	ns
Delay Time, $\phi 2$ (IN) to $\phi 2$ (OUT)	t _{D¢2}		75	—	75		75		75	ńs
Delay Time, ϕ 1 (OUT) to ϕ 2 (OUT)	t _{Dø1}	_	50		50		50		50	ns
Cycle Time	t _{CYC} φIN	1.0	DC	0.50	DC	0.33	DC	0.25	DC	μs
Clock Pulse Width Low	t _{PW(φ)} INLO	470		240		160		115		ns
Clock Pulse Width High	t _{PW(φ)INHI}	470		240		160	_	115		ns
Fall Time, Rise Time	t _{FφIN} , t _{RφIN}	_	25		25		15	—	15	ns
Address Hold Time	t _{AH}	30	—	30	-	15		10	_	ns
Address Setup Time	t _{ADS}		225		140	_	110		90	ns
Access Time	tACC	650	_	310	—	170	_	110		ns
Read Data Hold Time	t _{DHR}	10	—	10	—	10		10		ns
Read Data Setup Time	t _{DSR}	100		50		50	—	50		ns
Write Data Delay Time	t _{MDS}	_	175	—	100		75	—	70	ns
Write Data Hold Time	tонw	30		30		30	_	30	—	ns
SO Setup Time	t _{SO}	100	_	50		35		25	-	ns
Processor Control Setup Time	t _{PCS}	200		200		150	_	120		ns



<u>Synertek.</u>

SY65C02



Functional Description

Timing Control

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

Program Counter

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

Instruction Register and Decode

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register, then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

Accumulator

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations, and in addition, the accumulator usually contains one of the two data words used in these operations.

Index Registers

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.


When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre-or post-indexing of indirect addresses is possible (see addressing modes).

Stack Pointer

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack on page one. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI and IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer should be initialized before any interrupts or stack operations occur.

Processor Status Register

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU. The 6500 instruction set contains a number of conditional branch instructions which are designed to allow testing of these flags (see microprocessor programming model).



<u>Synertek.</u>

Addressing Modes

Fifteen addressing modes are available to the user of the SY65C02 microprocessor. The addressing modes are described in the following paragraphs:

Implied Addressing (Implied)

In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

Accumulator Addressing (Accum)

This form of addressing is represented with a one byte instruction and implies an operation on the accumulator.

Immediate Addressing (Immediate)

With immediate addressing, the operand is contained in the second byte of the instruction; no further memory addressing is required.

Absolute Addressing (Absolute)

For absolute addressing, the second byte of the instruction specifies the eight low-order bits of the effective address, while the third byte specifies the eight high-order bits. Therefore, this addressing mode allows access to the total 64K bytes of addressable memory.

Zero Page Addressing (Zero Page)

Zero page addressing allows shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. The careful use of zero page addressing can result in significant increase in code efficiency.

Absolute Indexed Addressing (ABS, X or ABS, Y)

Absolute indexed addressing is used in conjunction with X or Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields, resulting in reduced coding and execution time.

Zero Page Indexed Addressing (ZPG, X or ZPG, Y)

Zero page absolute addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high-order eight bits of memory, and crossing of page boundaries does not occur.

Relative Addressing (Relative)

Relative addressing is used only with branch instructions; it establishes a destination for the conditional branch. The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

Zero Page Indexed Indirect Addressing [(IND, X)]

With zero page indexed indirect addressing (usually referred to as indirect X) the second byte of the instruction is added to the contents of the X index register; the carry is discarded. The result of this addition points to a memory location on page zero whose contents is the low-order eight bits of the effective address. The next memory location in page zero contains the high-order eight bits of the effective address. Both memory locations specifying the high- and low-order bytes of the effective address must be in page zero.

*Absolute Indexed Indirect Addressing [ABS(IND, X)] (Jump Instruction Only)

With absolute indexed indirect addressing the contents of the second and third instruction bytes are added to the X register. The result of this addition, points to a memory location containing the lower-order eight bits of the effective address. The next memory location contains the higherorder eight bits of the effective address.

Indirect Indexed Addressing [(IND), Y]

This form of addressing is usually referred to as Indirect, Y. The second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low-order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high-order eight bits of the effective address.

*Zero Page Indirect Addressing [(ZPG)]

In the zero page indirect addressing mode, the second byte of the instruction points to a memory location on page zero containing the low-order byte of the effective address. The next location on page zero contains the high-order byte of the effective address.

Absolute Indirect Addressing [(ABS)] (Jump Instruction Only)

The second byte of the instruction contains the low-order eight bits of a memory location. The high-order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low-order byte of the effective address. The next memory location contains the high-order byte of the effective address which is loaded into the 16 bit program counter.

SY65C02

NOTE: * = New Address Modes

<u>Synertek</u>

Signal Description

Address Bus (A₀-A₁₅)

 $A_0\text{-}A_{15}$ forms a 16-bit address bus for memory and I/O exchanges on the data bus. The output of each address line is TTL compatible, capable of driving one standard TTL load and 130 pF.

Clocks (ϕ_0 , ϕ_1 , and ϕ_2)

 ϕ_0 is a TTL level input that is used to generate the internal clocks in the 6502. Two full level output clocks are generated by the 6502. The ϕ_2 clock output is in phase with ϕ_0 . The ϕ_1 output pin is 180° out of phase with ϕ_0 . (See timing diagram.)

Data Bus (D₀-D₇)

The data lines (D_0-D_7) constitute an 8-bit bidirectional data bus used for data exchanges to and from the device and peripherals. The outputs are three-state buffers capable of driving one TTL load and 130 pF.

Interrupt Request (IRQ)

This TTL compatible input requests that an interrupt sequence begin within the microprocessor. The IRQ is sampled during ϕ_2 operation; if the interrupt flag in the processor status register is zero, the current instruction is completed and the interrupt sequence begins during ϕ_1 . The program counter and processor status register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further IRQs may occur. At the end of this cycle, the program counter high from location FFFF, transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K ohm external resistor should be used for proper wire OR operation.

Memory Lock (ML)

In a multiprocessor system, the \overline{ML} output indicates the need to defer the rearbitration of the next bus cycle to ensure the integrity of read-modify-write instructions. \overline{ML} goes low during ASL, DEC, INC, LSR, ROL, ROR, TR8, TSB memory referencing instructions. This signal is low for the modify and write cycles.

Non-Maskable Interrupt (NMI)

A negative-going edge on this input requests that a nonmaskable interrupt sequence be generated within the microprocessor. The $\overline{\text{NMI}}$ is sampled during ϕ_2 ; the current instruction is completed and the interrupt sequence begins during ϕ_1 . The program counter is loaded with the interrupt vector from locations FFFA (low byte) and FFFB (high byte), thereby transferring program control to the non-maskable interrupt routine.

NOTE: Since this interrupt is non-maskable, another $\overline{\text{NMI}}$ can occur before the first is finished. Care should be taken when using $\overline{\text{NMI}}$ to avoid this.

SY65C02

Ready (RDY)

This input allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state, during or coincident with phase one (ϕ_1) , will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (ϕ_2) in which the ready signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA).

Reset (RES)

This input is used to reset the microprocessor. Reset must be held low for at least two clock cycles after V_{DD} reaches operating voltage from a power down. A positive transition on this pin will then cause an initialization sequence to begin. Likewise, after the system has been operating, a low on this line of at least two cycles will cease microprocessing activity, followed by initialization after the positive edge on RES.

When a positive edge is detected, there is an initialization sequence lasting six clock cycles. Then the interrupt mask flag is set, the decimal mode is cleared, and the program counter is loaded with the restart vector from locations FFFC (low byte) and FFFD (high byte). This is the start location for program control. This input should be high in normal operation.

Read/Write (R/ \overline{W})


This signal is normally in the high state indicating that the microprocessor is reading data from memory or I/O bus. In the low state the data bus has valid data from the microprocessor to be stored at the addressed memory location.

Set Overflow (SO)

A negative transition on this line sets the overflow bit in the status code register. The signal is sampled on the trailing edge of ϕ_1 .

Synchronize (SYNC)

This output line is provided to identify those cycles during which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during ϕ_1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the ϕ_1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.



SY65C02

Instruction Set – Alphabetical Sequence Load Index Y with Memory Shift One Bit Right ADC AND Add Memory to Accumulator with Carry "AND" Memory with Accumulator Shift One Bit Left LDY LSR ASL BCC No Operation "OR" Memory with Accumulator NOP Branch on Carry Clear CRA PHA PHP Push Accumulator on Stack Push Processor Status on Stack BCS Branch on Carry Set BEQ Branch on Result Zero Test Memory Bits with Accumulator Branch on Result Minus Branch on Result Not Zero РНХ РНҮ віт Push Index X on Stack : BMI Push Index Y on Stack BNE PLA Pull Accumulator from Stack BPL BRA Branch on Result Plus Branch Always PLP Pull Processor Status from Stack Pull Index X from Stack Pull Index Y from Stack Rotate One Bit Left PLX ٠ Force Break Branch on Overflow Clear BRK • PLY ROL BVC ROR RTI Rotate One Bit Right Return from Interrupt BVS Branch on Overflow Set Clear Carry Flag Clear Decimal Mode CLC RTS SBC CLD **Return from Subroutine** Clear Interrupt Disable Bit Clear Overflow Flag CLI CLV Subtract Memory from Accumulator with Borrow Set Carry Flag Set Decimal Mode Set Interrupt Disable Bit SEC Compare Memory and Accumulator Compare Memory and Index X Compare Memory and Index Y SED SEI CMP CPX STA STX Store Accumulator in Memory Store Index X in Memory Store Index Y in Memory Store Zero in Memory Transfer Accumulator to Index X CPY Decrement by One Decrement Index X by One DEC STY STZ TAX DEX Decrement Index Y by One "Exclusive-or" Memory with Accumulator DEY ٠ EOR Increment by One Increment Index X by One Increment Index X by One Jump to New Location Transfer Accumulator to Index Y Test and Reset Memory Bits with Accumulator TAY TRB ٠ INY JMP Test and Set Memory Bits with Accumulator Transfer Stack Pointer to Index X . TSB TSX Jump to New Location Saving Return Address Load Accumulator with Memory Load Index X with Memory JSR LDA TXA TXS Transfer Index X to Accumulator Transfer Index X to Stack Pointer Transfer Index Y to Accumulator LDX TYA Note: • = New Instruction


LSD								_							-		
MSD	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F	<u> </u>
0	BRK	ORA			TSB	ORA	ASL		PHP	ORA	ASL		TSB	ORA	ASL		0
		ind, X			zpg	zpg	zpg			imm	A		abs	abs	abs		.
1	BPL	ORA	ORA		TRB	ORA	ASL	1	CLC	ORA	INC		TRB	ORA	ASL		1
	rel	ind, Y	ind		zpg	zpg, X	zpg, X			abs. Y	A		abs	abs, X	abs, X		
2	JSR	AND			BIT	AND	ROL		PLP	AND	ROL		BIT	AND	ROL		2
	abs	ind, X			zpg	zpg	zpg			imm	A		abs	abs	abs		
3	ВМІ	AND	AND		BIT	AND	RÓL		SEC	AND	DEC		BIT	AND	ROL		3
	rel	ind, Y	ind		zpg,X	zpg, X	zpg, X			abs, Y	A		abs,X	abs, X	abs, X		
4	RTI	EOR				EOR	LSR		РНА	EOR	LSR		JMP	EOR	LSR		4
		ind, X				zpg	zpg	Ì		imm	A		abs	abs	abs		
5	BVC	EOR	EOR			EOR	LSR		CLI	EOR	РНҮ		l l	EOR	LSR		5
	rel	ind, Y	ind			zpg, X	zpg, X			abs, Y				abs, X	abs, X		
6	RTS	ADC			STZ	ADC	ROR		PLA	ADC	ROR		JMP	ADC	ROR		6
		ind, X			zpg	zpg	zpg			imm	A		ind	abs	abs		
7	BVS	ADC	ADC		STZ	ADC	ROR		SEI	ADC	PLY		JMP	ADC	ROR		7
	rel	ind, Y	ind		zpg,X	zpg, X	zpg, X			abs, Y			ind,X	abs, X	abs, X		
8	BRA	STA			STY	STA	STX		DEY	BIT	TXA		STY	STA	STX		8
	rel	ind, X			zpg	zpg	zpg			imm			abs	abs	abs		
9	всс	STA	STA		STY	STA	STX		ΤΥΑ	STA	TXS		STZ	STA	STZ		9
	rel	ind, Y	ind		zpg, X	zpg, X	zpg, Y			abs, Y			abs	abs, X	abs,X		
Α	LDY	LDA	LDX		LDY	LDA	LDX	ľ	TAY	LDA	TAX		LDY	LDA	LDX		A
	imm	ind, X	imm		zpg	zpg	zpg			imm			abs	abs	abs		
в	BCS	LDA	LDA		LDY	LDA	LDX		CLV	LDA	TSX		LDY	LDA	LDX		8
	rel	ind, Y	ind		zpg, X	zpg, X	zpg, Y			abs, Y			abs, X	abs, X	abs, Y		
С	CPY	СМР			CPY	CMP	DEC		INY	СМР	DEX		CPY	СМР	DEC		С
	imm	ind, X			zpg	zpg	zpg			imm			abs	abs	abs		
D	BNE	CMP	СМР			СМР	DEC		CLD	CMP	РНХ			CMP	DEC		D
	rel	ind, Y	ind			zpg, X	zpg, X		Í	abs, Y				abs, X	abs, X		1
		t	1		1		1		1	+							·


F	BEQ rel	SBC ind, Y	SBC			SBC zpg, X	INC zpg, X		SED	SBC abs, Y	ΡίΧ			SBC abs, X	INC abs, X		
	0	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F	

SY65C02

			IMM DIA			SO-		ER		• •	~		IN			ND		(I N				Τ									LA		_		AE						PRO					
						JTE	f		E	AC	ΤT			T	+	x) TT	-	Ť	T	ZP	G,) T T	(2)	7 <u>6</u> , T	Ťť	AB:	s, x [T		L BS	, Y T	1	VE	+"	BS			, x) T	(2	:PG	-+		AT				:S 1 0	1
MNE	OPERATION		OP r			n#	-		+ +	OP	n	# (JP	1#	+		_	_		_	+ +	_	P n	+ +			_	_	-	OP	n /	OF	n	# () PC	*		+	#	N	۷.,	8	Ď	12	Z C	M
AND	A + M + C + A A ∧ M + A	(1,3)	69 2 29 2	2 2	2D	4 3 4 3	3 25	5 3	2											75 35					70 3D												72 32		2 2	N Y N		:	:		ZC Z.	AL
	C+7 0+0 Branch if C=0	(1) (2)			0E	63	3 06	5 5	2	0A	2	ין					ł			16	63	2			1E	63	3			an	2 2									Ν				. 2	z c	AS BC
	Branch if C=1	(2)									\square	\downarrow					1													BO	2 2												:			BC
	Branch if Z∽1 A ∧ M	(2) (4)	89 2	2 2	2C	4 3	12	4 3	2											24	4				зс					FO	22	2												•		BE BI
	Branch if N=1 Branch if Z=0	(2)					-																	ĽĽ			1				2 2															8N
	Branch if N=0	(2) (2)																													22												:		 	BN BP
	Branch Always Break	(2)							Π		П	T	00			Π		T	Т								Τ		Τ	80	2 2	2						T				:		:		BF
BVC	Branch if V=0	(2)										ľ		Έ																	2									:		ז	:	1	· ·	86 8V
CFC	Branch (f V=1 0 + C	(2)											18	2 1																70	22	2								•		·	0	÷	. 0	BV
CLD	0+D 0+i	t		Π		Π	1		Π		Ħ		28			Ħ	1	1	╈			T	1	Ħ			1		1			t	Ħ			\uparrow		t					0			CL
CLV	0 • V												58 88																									İ		1	 0 .	;		0	· ·	CL
CMP CPX		(1)	C9 2 E0 2												C1	6	2	21	5 2	D5	4 :	2			DD	4 :	3 0	94	13								D2	5	2	N N	• •				z c z c	CN CP
	Y · M		CO 2											-		Ħ	╈	1	+		$ \uparrow $	1	1	11			1	+	1-	-	+	\uparrow	\top	H	+	+	-	t		N				_	z c	
DEC	A - 1 + A M - 1 + M	(1)			CE	6 3	3 C	5 5	2	3A	2	1								D6	6	2			DE	6	3													N N					Z.	DE
	X - 1 ★ X Y - 1 ★ Y												CA 88								$\left \right $																			N	· ·			. 2		DE
	A¥M+A		49 2	2 2	4D	4 3	3 4!	5 3					-	Ť	+	6	2 5	51 5	5 2	55	4	2	+		5D	4 3	3 5	9 4	3	-	+	+		H	\uparrow	+	52	5	2	_	· ·		•		ζ. Ζ.	EC
	A + 1 + A M + 1 + M	(1)			EE	63	3 E4	5 5		1A	2	1								F6	6	,			FE	6 3	3					Ĺ						ľ		N N			·		Z.	IN. IN
	X + 1 + X Y + 1 + Y						1						E8 C8				ĺ																							N		÷		. 2	Ζ.	IN
	Jump to new loc			+-+	4C	33	3	┿	$^{\dagger \dagger}$		H	ť			÷	t-t	+	+	+		łł	+	╋	\mathbf{H}	_	$\left \right $	+-	-+-	+			60	: 6	3	70	3 3		+-					· · ·		<u>z</u>	JM
JSR . LDA I	Jump Subroutine M + A	(1)	A9 2			63		5 3	2						41	6	2 1		5 2	B5	4				BD															N			÷			JSI
LDX		(1)	A2 2 A0 2	2 2	AE	4 3	A	6 3	2						<u> </u> _'	Ĭ	-					в	6 4	2			В	E 4									02	5	li	Ν		÷	,	. 7	Z.	
	0 + 7 0+ (ĉ)	(1)		-+-+	_	4 3 6 3	+		+-+	4A	2	1	-	+	+	H		+	+	_	4			+-+	BC 5E	• • • • •	+-	+	+	-	++	+	+	\mathbb{H}	+	+-				N					z. z.c	LC
	PC + 1 + PC A ∨ M + A												ĒA					.																												NC
РНА .	A + M _s S - 1 + S		09 2	2	00	43	5 0:		2					3 1	01	6	2	1712	5 2	15	4	2			1D	4	3 1	9 2	1 3								12	5	2	N .			:		Z .	OF PH
	$\frac{P + M_s S \cdot 1 + S}{X + M_s S \cdot 1 + S}$		+	+		r-†-	-	+	$\left \right $		+		08 DA	31 31	+	$\left \right $	+	-	+	-		+-	+	∔∔		-	+	_	_	-	\vdash		+		_	+	·	╞	$\left \right $	<u> </u>						PH
РНҮ [Y + M _s S · 1 + S											Ę	5A	3 1					-																						· ·	;	2			РН РН
PLP	S + 1 + S M _S + A S + 1 + S M _S + P	-											68 28																												v .					PL PL
	S+1+S M _s +X S+1+S M _s +Y		_+				-	+	+-+		\square	-			+		+	_	-	_	Н		+	\downarrow			-	_	_						_		_	1	$\left \right $							PL
ROL	+ 7 0+ 0+	(1)				63						1	7A	4 1						36	6	2			3E	6	3													Ň		÷	÷	: :	z c	PL
RTI	+[c]+[7→ Return from Inter.	(1)			6 E	6 3	3 66	5 5	2	6A	2		40	6 1						76	6	2			7E	6	3																			RC
	Return from Subr.				-		1	-			\downarrow		60	5 1				-	-		\square					┣.╷	+		1					\square	_	-	ļ	1	\square		. ,					RT
SEC	1 + C	(1,3)	E9 2	2 2	£О	4 3	BE	5 3	2				38			6	2	- 1 1	5 2	F5	4	2			FD	4	3 F	9 4	13								F2	2 5	2	NN		÷	÷		Z C	SB SE
SED '	1 + D 1 + I												F8 78																							·				· ·			1			SE SE
	A + M X + M					43					\parallel	\square	_	-		6	29	91 6	52	95	4	-		+	9D	5	3 9	9 5	5 3		\prod	1		Ц		\downarrow	92	5	2							ST.
STY .	Y + M				8C	4 3 4 3	8 84	1 3	2												4	2	64				Ì															-	:	· ·		ST ST
TAX					ac	4 3	64	13	2					2 1						74	4	2			9E	5	3											1		N			ł		z	ST.
				+		4					\parallel	Ľ	48	2 1	 				\downarrow	L	₽₽	+	╞	\parallel		\square	\downarrow	\downarrow	+	ļ	\prod			\square				\downarrow	Ц	N			:		Ζ.	ŤĂ
TSB /	Ā ∧ M + M A ∨ M + M	(4) (4)			1C 0C	63 63	3 14	4 5 4 5	2											1																					И _б .		÷		Ζ. Ζ.Ι	TR
TSX S													BA BA							1																				N N				. 2	z.j	TS
TXS >	X + S		⊢–∔			$\downarrow\downarrow$	∔.			_	\downarrow	1	JA	2 1	ļ	\downarrow	\downarrow		\downarrow		$\downarrow \downarrow$					\square			1		Ш			Ц						• • •		:	Ċ			тх тх
TYA Y	T T A		L		L	Ш				L			98	2 1						L											Ш									Ν.				. 2	z .	TΥ

SY65C02





APPENDIX A

SUMMARY OF SINGLE CYCLE EXECUTION

This section contains an outline of the data on both the address bus and the data bus for each cycle of the various processor instructions. It tells the system designer exactly what to expect while single cycling through a program.

Note that the processor will not stop in any cycle where R/W is a 0 (write cycle). Instead, it will go right into the next read cycle and stop there. For this reason, some instructions may appear to be shorter than indicated here.

All instructions begin with TO and the fetch of the OP CODE and continue through the required number of cycles until the next TO and the fetch of the next OP CODE.

While the basic terminology used in this appendix is discussed in the Programming Manual, it has been defined below for ease of reference while studying Single Cycle Execution.

- OP CODE--The first byte of the instruction containing the operator and mode of address.
- OPERAND--The data on which the operation specified in the OP CODE is performed.
- BASE ADDRESS--The address in Indexed addressing modes which specifies the location in memory to which indexing is referenced. The high order of byte of the base address (AB08 to AB15) is BAH (Base Address High) and the low order byte of the base address (AB00 to AB07) is BAL (Base Address Low).
- EFFECTIVE ADDRESS--The destination in memory in which data is to be found. The effective address may be loaded directly as in the case of Page Zero and Absolute Addressing or may be calculated as in Indexing operations. The high order byte of the effective address (AB08 to AB15) is ADH and the low order byte of the effective address (AB00 to AB07) is ADL.

INDIRECT ADDRESS--The address found in the operand of instructions utilizing

(Indirect), Y which contains the low order byte of the base address. IAH and IAL represent the high and low order bytes.

JUMP ADDRESS--The value to be loaded into Program Counter as a result of a Jump instruction.

A. 1. SINGLE BYTE INSTRUCTIONS

ASL	DEX	NOP	TAX	TYA
CLC	DEY	ROL	TAY	
CLD	INX	SEC	TSX	
CLI	INY	SED	TXA	
CLV	LSR	SEI	TXS	

These single byte instructions require two cycles to execute. During the second cycle the address of the next instruction in program sequence will be placed on the address bus. However, the OP CODE which appears on the data bus during the second cycle will be ignored. This same instruction will be fetched on the following cycle at which time it will be decoded and executed. The ASL, ROL and LSR instructions apply to the accumulator mode of address.

Tn	Address Bus	Data Bus	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	OP CODE (Discarded)	1	
то	PC + 1	OP CODE	1	Next Instruction

A. 2. INTERNAL EXECUTION ON MEMORY DATA

ADC	CMP	EOR	LDY
AND	CPX	LDA	ORA
BIT	CPY	LDX	SBC

The instructions listed above will execute by performing operations inside the microprocessor using data fetched from the effective address. This total operation requires three steps. The first step (one cycle) is the OP CODE fetch. The second (zero to four cycles) is the calculation of an effective address. The final step is the fetching of the data from the effective address. Execution of the instruction takes place during the fetching and decoding of the next instruction.

A. 2.1.	Immediate	Addressing	(2	cycles))
---------	-----------	------------	----	---------	---

<u>Tn</u>	Address Bus	<u>Data Bus</u>
то	PC	OP CODE
T1	PC + 1	Data
то	PC + 2	OP CODE

<u>R/W</u>	Comments
1	Fetch OP CODE
1	Fetch Data
1	Next Instruction

A. 2.2. Zero Page Addressing (3 cycles)

Tn	Address Bus	Data Bus
то	PC	OP CODE
T1	PC + 1	ADL
Т2	00, ADL	Data
то	PC + 2	OP CODE

<u>R/W</u>	Comments
1	Fetch OP CODE
1	Fetch Effective Address
1	Fetch Data
1	Next Instruction

A. 2.3. Absolute Addressing (4 cycles)

<u>Tn</u>	Address Bus	<u>Data Bus</u>
то	PC	OP CODE
T1	PC + 1	ADL
T2	PC + 2	ADH
Т3	ADH, ADL	Data
то	PC + 3	OP CODE

R/W	Comments
1	Fetch OP CODE
1	Fetch low order Effective Address byte
1	Fetch high order Effective Address byte
1	Fetch Data
1	Next Instruction

A. 2.4. Indirect, X Addressing (6 cycles)

Tn	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	BAL	1	Fetch Page Zero Base Address
Т2	00, BAL	Data (Discarded)	1	
Т3	00, BAL + X	ADL	1	Fetch low order byte of Effective Address
Т4	00, BAL + X + 1	ADH	1	Fetch high order byte of Effective Address
Т5	ADH, ADL	Data	1	Fetch Data
TO	PC + 2	OP CODE	1	Next Instruction

A. 2.5. Absolute, X or Absolute, Y Addressing (4 or 5 cycles)

<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	BAL	1	Fetch low order byte of Base Address
Τ2	PC + 2	ВАН	1	Fetch high order byte of Base Address
Т3	ADL: BAL + index regist	Data * er	1	Fetch data (no page cross- ing)
	ADH: BAH + C			Carry is \emptyset or 1 as re- quired from previous add operation
T4*	ADL: BAL + index regist	Data er	1	Fetch data from next page
	ADH: BAH + 1			
то	PC + 3	OP CODE	1	Next Instruction

*If the page boundary is crossed in the indexing operation, the data fetched in T3 is ignored. If page boundary is not crossed, the T4 cycle is bypassed.

A. 2.6. Zero Page, X or Zero Page, Y Addressing Modes (4 cycles)

<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	BAL	1	Fetch Page Zero Base Address
Т2	00, BAL	Data (Discarded)	1	
Т3	00, BAL + index register	Data	1	Fetch Data (no page cross- ing)
TO	PC + 2	OP CODE	1	Next Instruction

Α.	2.7.	Indirect,	Y	Addressing	Mode	(5	or	6	cycles)	

Tn	Address Bus	<u>Data Bus</u>	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	IAL	1	Fetch Page Zero Indirect Address
T2	00, IAL	BAL	1	Fetch low order byte of Base Address
Т3	00, IAL + 1	BAH	1	Fetch high order byte of Base Address
Т4	ADL: BAL + Y	Data*	1	Fetch Data from same page
	ADH: BAH + C			Carry is 0 or 1 as re- quired from previous add operation
T5*	ADL: BAL + Y	Data	1	Fetch Data from next page
	ADH: BAH + 1			
то	PC + 2	OP CODE	1	Next Instruction

*If page boundary is crossed in indexing operation, the data fetch in T4 is ignored. If page boundary is not crossed, the T5 cycle is by-passed.

A. 3. STORE OPERATIONS

STA STX STY

The specific steps taken in the Store Operations are very similar to those taken in the previous group (Internal execution on memory data). However, in the Store Operation, the fetch of data is replaced by a WRITE (R/W = 0) cycle. No overlapping occurs and no shortening of the instruction time occurs on indexing operations.

A. 3.1.	Zero	Page Addressing	(3 cycles)		
	<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
	то	PC	OP CODE	1	Fetch OP CODE
	T1	PC + 1	ADL	1	Fetch Zero Page Effective Address

Т2	00, ADL	Data	0	Write internal register to memory
то	PC + 2	OP CODE	1	Next Instruction

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
тО	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	ADL	1	Fetch low order byte of Effective Address
Т2	PC + 2	ADH	1	Fetch high order byte of Effective Address
Т3	ADH, ADL	Data	0	Write internal register to memory
TO	PC + 3	OP CODE	1	Next Instruction

A. 3.2. Absolute Addressing (4 cycles)

A. 3.3. Indirect, X Addressing (6 cycles)

Tn	Address Bus	<u>Data Bus</u>	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	BAL	1	Fetch Page Zero Base Address
Т2	00, BAL	Data (Discarded)	1	
т3	00, BAL + X	ADL	1	Fetch low order byte of Effective Address
Т4	00, BAL + X + 1	ADH	1	Fetch high order byte of Effective Address
Т5	ADH, ADL	Data	0	Write internal register to memory
т0	PC + 2	OP CODE	1	Next Instruction

A. 3.4. Absolute, X or Absolute, Y Addressing (5 cycles)

<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	BAL	1	Fetch low order byte of Base Address
Т2	PC + 2	BAH	1	Fetch high order byte of Base Address
Т3	ADL: BAL + index register	Data (Discarded)	1	

ADH: BAH + C

			-		
				to memory	
T4	ADH, ADL	Data	0	Write internal register	

TO PC + 3 OP CODE 1 Next Instruction

	<u>Tn</u>	Address Bus	<u>Data Bus</u>	<u>R/W</u>	Comments
	то	PC	OP CODE	1	Fetch OP CODE
	T1	PC + 1	BAL	1	Fetch Page Zero Base Address
	Т2	00, BAL	Data (Discarded)	1	
	Т3	ADL: BAL + index register	Data	0	Write internal register to memory
	то	PC + 2	OP CODE	1	Next Instruction
A. 3.6.	Indirect	t, Y Addressing	Mode (6 cycl	es)	
	<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
	то	PC	OP CODE	1	Fetch OP CODE
	T1	PC + 1	IAL	1	Fetch Page Zero Indirect Address
	Т2	00, IAL	BAL	1	Fetch low order byte of Base Address
	Т3	00, IAL + 1	ВАН	1	Fetch high order byte of Base Address
	Т4	ADL: BAL + Y	Data (Discarded)	1	
		ADH: BAH			
	Т5	ADH, ADL	Data	0	Write Internal Register to memory
	то	PC + 2	OP CODE	1	Next Instruction

A. 3.5. Zero Page, X or Zero Page, Y Addressing Modes (4 cycles)

A. 4. <u>READ--MODIFY--WRITE OPERATIONS</u>

ASL	LSR
DEC	ROL
INC	ROR

The Read--Modify--Write operations involve the loading of operands from the operand address, modification of the operand and the resulting modified data being stored in the original location.

Note: The ROR instruction will be available on MCS650X microprocessors after June, 1976.

A. 4.1. Zero Page Addressing (5 cycles)

<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	ADL	1	Fetch Page Zero Effective Address
т2	00, ADL	Data	1	Fetch Data
т3	00, ADL	Data	0	
Т4	00, ADL	Modified Data	0	Write modified Data back to memory
TO	PC + 2	OP CODE	1	Next Instruction

A. 4.2. Absolute Addressing (6 cycles)

Tn	Address Bus	Data Bus	<u>R/W</u>	Comments
т0	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	ADL	1	Fetch low order byte of Effective Address
Т2	PC + 2	ADH	1	Fetch high order byte of Effective Address
т3	ADH, ADL	Data	1	
Т4	ADH, ADL	Data	0	
т5	ADH, ADL	Modified Data	0	Write modified Data back into memory
тØ	PC + 3	OP CODE	1	Next Instruction

A. 4.3. Zero Page, X Addressing (6 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
TO	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	BAL	1	Fetch Page Zero Base Address
Т2	00, BAL	Data (Discarded	1	
Т3	ADL: BAL + X (without carry)	Data	1	Fetch Data
Т4	ADL: BAL + X (without	Data	0	

carry)

Τ5	ADL: BAL + X (without carry)	Modified Data	0	Write modified Data back into memory
тØ	PC + 2	OP CODE	1	Next Instruction

A-8

A. 4.4. Absolute, X Addressing (7 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
тО	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	BAL	1	Fetch low order byte of Base Address
Т2	PC + 2	BAH	1	Fetch high order byte of Base Address
Т3	ADL: BAL + X	Data (Discarded)	1	
	ADH: BAH + C			
т4	ADL: BAL + X	Data	1	Fetch Data
	ADH: BAH + C			
Т5	ADH, ADL	Data	0	
Т6	ADH, ADL	Modified Data	0	Write modified Data back into memory
ОТ	PC + 3	OP CODE	1	New Instruction

A. 5. MISCELLANEOUS OPERATIONS

BCC	BRK	PHP
BCS	BVC	PLA
BEQ	BVS	PLP
BMI	JMP	\mathbf{RTI}
BNE	JSR	RTS
\mathtt{BPL}	PHA	

A. 5.1. Push Operation--PHP, PHA (3 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	OP CODE (Discarded)	1	
Т2	Stack Pointer*	Data	0	Write Internal Register into Stack
то	PC + 1	OP CODE	1	Next Instruction

*Subsequently referred to as "Stack Ptr."

A. 5.2. Pull Operations--PLP, PLA (4 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
Т0	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	OP CODE (Discarded)	1	
Т2	Stack Ptr.	Data (Discarded)	1	
Т3	Stack Ptr. + 1	Data	1	Fetch Data from Stack
то	PC + 1	OP CODE	1	Next Instruction

A. 5.3. Jump to Subroutine--JSR (6 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
TO	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	ADL	1	Fetch low order byte of Subroutine Address
Т2	Stack Ptr.	Data (Discarded)	1	
Т3	Stack Ptr.	PCH	0	Push high order byte of program counter to Stack
Τ4	Stack Ptr 1	PCL	0	Push low order byte of program counter to Stack
T5	PC + 2	ADH	1	Fetch high order byte of Subroutine Address
то	Subroutine Address (ADH, ADL)	OP CODE	1	Next Instruction

A. 5.4. Break Operation--(Hardware Interrupt)-BRK (7 cycles)

<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch BRK OP CODE (or force BRK)
Τ1	PC + 1 (PC on hard- ware inter- rupt)	Data (Discarded)	1	
Т2	Stack Ptr.	PCH	0	Push high order byte of program counter to Stack
Т3	Stack Ptr 1	PCL	0	Push low order byte of program counter to Stack
Т4	Stack Ptr 2	Р	0	Push Status Register to Stack
Т5	FFFE (NMI-FFFA) (RES-FFFC)	ADL	1	Fetch low order byte of interrupt vector
Т6	FFFF (NMI-FFFB) (RES-FFFD)	ADH	1	Fetch high order byte of interrupt vector
TO	Interrupt Vec- tor (ADH, ADL)	OP CODE	1	Next Instruction

A. 5.5. Return from Interrupt-RTI (6 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	Data (Discarded)	1	
T2	Stack Ptr.	Data (Discarded)	1	
Т3	Stack Ptr. + 1	Data	1	Pull P from Stack
Т4	Stack Ptr. + 2	Data	1	Pull PCL from Stack
Т5	Stack Ptr. + 3	Data	1	Pull PCH from Stack
то	PCH, PCL	OP CODE	1	Next Instruction

A. 5.6. Jump Operation--JMP

A.5.6.1. <u>Absolute_Addressing Mode_(3 cycles)</u>

<u>Tn</u>	Address Bus	Data Bus	R/W	Comments
то	PC	OP CODE	1	Fetch OP CODE
Τ1	PC + 1	ADL	1	Fetch low order byte of Jump Address
Т2	PC + 2	ADH	1	Fetch high order byte of Jump Address
TO	ADH, ADL	OP CODE	1	Next Instruction

A.5.6.2. Indirect Addressing Mode (5 cycles)

<u>Tn</u>	Address Bus	Data Bus	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	IAL	1	Fetch low order byte of Indirect Address
Т2	PC + 2	IAH	1	Fetch high order byte of Indirect Address
Т3	IAH, IAL	ADL	1	Fetch low order byte of Jump Address
Т4	IAH, IAL + 1	ADH	1	Fetch high order byte of Jump Address
то	ADH, ADL	OP CODE	1	Next Instruction

A. 5.7. <u>Return from Subroutine--RTS (6 cycles)</u>

Tn	Address Bus	Data Bus	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
T1	PC + 1	Data (Discarded)	1	
Т2	Stack Ptr.	Data (Discarded)	1	
Т3	Stack Ptr. + 1	PCL	1	Pull PCL from Stack
Т4	Stack Ptr. + 2	PCH	1	Pull PCH from Stack
Т5	PCH, PCL (from Stack)	Data (Discarded)	1	

TO PCH, PCL + 1 OP CODE 1 Next Instruction

A. 5.8. Branch Operation--BCC, BCS, BEQ, BMI, BNE, BPL, BVC, BVS (2, 3, or 4 cycles)

<u>Tn</u>	Address Bus	<u>Data Bus</u>	<u>R/W</u>	Comments
то	PC	OP CODE	1	Fetch OP CODE
Tl	PC + 1	Offset	1	Fetch Branch Offset
T2*	PC + 2 + offset (w/o carry)	OP CODE	1	Offset Added to Program Counter
T3**	PC + 2 + offset (with carry)	OP CODE	1	Carry Added

*Skip if branch not taken

**Skip if branch not taken; skip if branch operation doesn't cross page boundary.