

R650X and R651X MICROPROCESSORS (CPU)

DESCRIPTION

The 8-bit R6500 microprocessor devices are produced with N-channel, silicon gate technology. Its performance speeds are enhanced by advanced system architecture. This innovative architecture results in smaller chips—the semiconductor threshold is cost-effectivity. System cost-effectivity is further enhanced by providing a family of 10 software-compatible microprocessor (CPU) devices, described in this document. Rockwell also provides single chip microcomputers, memory and peripheral devices—as well as low-cost design aids and documentation.

Ten CPU devices are available. All are software-compatible. They provide options of addressable memory, interrupt input, on-chip clock oscillators and drivers. All are bus-compatible with earlier generation microprocessors like the M6800 devices.

The R650X and R651X family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for multiprocessor system applications where maximum timing control is mandatory. All R6500 microprocessors are also available in a variety of packaging (ceramic and plastic), operating frequency (1 MHz, 2 MHz and 3 MHz) and temperature (commercial and industrial) versions.

ORDERING INFORMATION



FEATURES

- N-channel, silicon gate, depletion load technology
- 8-bit parallel processing
- 56 instructions
- · Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
 - Programmable stack pointer
- Variable length stack
- Interrupt request
- Non-maskable interrupt
- · Use with any type of speed memory
- 8-bit bidirectional data bus
- Addressable memory range of up to 64K bytes
- "Ready" input
- Direct Memory Access capability
- Bus compatible with M6800
- 1 MHz, 2 MHz, and 3 MHz versions
- Choice of external or on-chip clocks
- On-chip clock options
 - -External single clock input
 - -Crystal time base input
- · Commercial and industrial temperature versions
- Pipeline architecture
- Single +5V supply

R6500 CPU FAMILY MEMBERS

Microproce	ssors with Internal T	wo Phase Clock Generator
Model	No. Pins	Addressable Memory
R6502	40	64K Bytes
R6503	28	4K Bytes
R6504	28	8K Bytes
R6505	28	4K Bytes
R6506	28	4K Bytes
R6507	28	8K Bytes
Micropro	cessors with Externa	Two Phase Clock Input
Model	No. Pins	Addressable Memory
R6512	40	64K Bytes
R6513	28	4K Bytes
R6514	28	8K Bytes

Document No. 29000D39

•••

Data Sheet Order No. D39 Rev. 6, February 1984

INTERFACE SIGNAL DESCRIPTIONS

CLOCKS (Ø1, Ø2)

The R651X requires a two phase non-overlapping clock that runs at the V_{CC} voltage level. The R650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

ADDRESS BUS (A0-A15, R6502)

The address line outputs access data in memory device locations or cells, access data in I/O device registers and/or effect logical operations in I/O or controller devices depending on system design. The addressing range is determined by the number of address lines available on the particular CPU device. The R6502 and R6512 can address 64K bytes with a 16-bit address bus (A0-A15); the R6504, R6507, and the R6514 can address 8K bytes with a 13-bit address bus (A0-A12); and the R6503, R6505, R6506, R6513, and R6515 can address 4K bytes with a 12-bit address bus (A0-A11). These outputs are TTL-compatible and are capable of driving one standard TTL load and 130 pF.

DATA BUS (D0-D7)

The data lines (D0-D7) form an 8-bit bidirectional data bus which transfers data between the CPU and memory or peripheral devices. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pF.

DATA BUS ENABLE (DBE, R6512 ONLY)

The TTL-compatible DBE input allows external control of the tristate data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE is driven by the phase two (\emptyset 2) clock, thus allowing data output from microprocessor only during \emptyset 2. During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

READY (RDY)

random (Charlenting and Ammanu) A summer and an analysis of the second Alfanting and an analysis of the second The Ready input signal allows the user to halt or single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\emptyset 1) will halt the microprocessor with the output address lines reflecting the current address being fetched. If Ready is low during a write cycle, it is ignored until the following read operation. This condition will remain through a subsequent phase two (\emptyset 2) in which the Ready signal is low. This feature allows microprocessor interfacing with the low speed PROMs as well as Direct Memory Access (DMA).

INTERRUPT REQUEST (IRQ)

The TTL level active-low IRQ input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Processor Status Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register

R6500 Microprocessors (CPU)

are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts can occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A $3K\Omega$ external resistor should be used for proper wire-OR operation.

NON-MASKABLE INTERRUPT (NMI)

A negative going edge on the NMI input requests that a nonmaskable interrupt sequence be generated within the microprocessor.

NMI is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for \overline{IRQ} will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI also requires an external 3K() register to V_{CC} for proper wire-OR operations.

Inputs \overline{IRQ} and \overline{NMI} are hardware interrupts lines that are sampled during \emptyset 2 (phase 2) and will begin the appropriate interrupt routine on the \emptyset 1 (phase 1) following the completion of the current instruction.

SET OVERFLOW FLAG (SO)

A negative going edge on the \overline{SO} input sets the overflow bit in the Processor Status Register. This signal is sampled on the trailing edge of \emptyset 1 and must be externally synchronized.

SYNC

The SYNC output line identifies those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \emptyset 1 of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \emptyset 1 clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

RESET (RES)

The active low RES resets, or starts, the microprocessor from a power down or restart condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag is set and the microprocessor loads the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After V_{CC} reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and SYNC signals become valid.



بـر

٦

R6500 Microprocessors (CPU)

R6502 FEATURES	vss
64K addressable bytes of memory (A0-A15)	
IRQ interrupt	01 (0∪17) 3 38 ⊃ 5,0 IRO 4 37 ⊃ φ ₀ (IN)
On-chip clock	<u>N.C.</u> 5 36 N.C.
TTL-level single phase input	<u>₩₩</u> 1 □6 35 ₽ N.C. SYNC □7 34 ₽ R/₩
RC time base input	
crystal time base input	
• SYNC signal	$\begin{array}{c c} A2 & \square 11 & 30 \square D3 \\ A3 & \square 12 & 29 \square D4 \end{array}$
(can be used for single instruction execution)	
RDY signal (and he would be helf or single surgle surgering)	$\begin{array}{c c} A5 & \square 14 & 27 \square D6 \\ A5 & \square 15 & 26 \square D7 \end{array}$
(can be used to halt or single cycle execution)	A7 C 16 25 A15
Two phase output clock for timing of support chips	A9 🗖 18 23 🗖 A13
NMI interrupt 40-pin DIP	A10
R6503 FEATURES	ŘĒS ☐ 1 28 → 02 (OUT) VSS ☐ 2 27 → 00 (IN)
	irāġ⊂j3 26 ⊐ a/w ŇMIC] 4 25 DD D0
4K addressable bytes of memory (A0-A11)	
On-chip clock	
IRQ interrupt	A2 C 8 R6503 21 D4 A3 C 5 20 05
NMI interrupt A bid bidirectional data bus	
8-bit bidirectional data bus	A5 [11 18] D7 A6 [12 17] A11
● 28-pin DIP [*]	A7 13 16 A10 A8 14 15 A9
· · · · · · · · · · · · · · · · · · ·	AES 1 28 0₂ (OUT) VSS 2 27 0₀ (IN)
R6504 FEATURES	ĨŔĠ⊂JJ 26 ⊂ R/₩ vcc⊂4 25 ⊂ 00
 8K addressable bytes of memory (A0-A12) 	A0 C 5 24 01
On-chip clock	$\begin{array}{c} A1 \ \Box 6 \ 23 \ \Box 02 \\ A2 \ \Box 7 \ R6504 \ 22 \ \Box 03 \end{array}$
IRQ interrupt	
8-bit bidirectional data bus	AS [10 19 06
• 28-pin DIP	A6 11 18 07 A7 12 17 A12
та. С.	
R6505 FEATURES	
4K addressable bytes of memory (A0-A11)	
On-chip clock	
IRQ interrupt	A1 7 R6505 22 03 A2 5 R6505 21 D4
RDY signal	
8-bit bidirectional data bus	

7

2

١

R6500 Microprocessors (CPU)

.

	R6513 FEATURES	vss 1 28 RES φ₁ (IN) 2 27 φ₂ (IN)
· .	4K addressable bytes of memory (A0-A11)	
	Two phase clock input	
:.	• IRQ interrupt	
	NMI interrupt	A1 7 R6513 22 03 A2 8 21 04
	8-bit bidirectional data bus	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	• 28-pin DIP	A4 10 19 D6
		A5 11 18 D7 A6 12 17 A11
		∇ SS \square 1 28 \square RES ϕ_1 (IN) \square 2 27 \square ϕ_2 (IN)
	R6514 FEATURES	
	 8K addressable bytes of memory (A0-A12) 	
	• Two phase clock input	A2 7 R6514 22 D3 A3 8 21 D4
	• IRQ interrupt	
	 8-bit bidirectional data bus 	
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		A8 13 16 A11
	· ,	
		: ····
_	· · ·	·
		•
		<u>`</u>
		$\begin{array}{ccc} RDY & 2 & 27 & \phi_2 (IN) \\ \phi_1 (IN) & 3 & 26 & R/W \end{array}$
	R6515 FEATURES	
:	 4K addressable bytes of memory (A0-A11) 	VCC 5 24 D1
	Two phase clock input	A0 6 23 D2 A1 7 R6515 22 D3
	• IRQ interrupt	A2 🗖 8 · 21 🗖 D4 ·
	• RDY signal :	
	8-bit bidirectional data bus	A4 [10 19] D6 A5 [11 18] D7
	-	A6 🔂 12 17 🗖 A11
		A7 - 13 16 A10 A8 - 14 15 A9

8

•

R6500 Microprocessors (CPU)



9

FUNCTIONAL DESCRIPTION

The internal organization of all R6500 CPUs is identical except for some variations in clock interface, the number of address output lines, and some unique input/output lines between versions.

CLOCK GENERATOR

The clock generator develops all internal clock signals, and (where applicable) external clock signals, associated with the device. It is the clock generator that drives the timing control unit and the external timing for slave mode operations.

TIMING CONTROL

The timing control unit keeps track of the instruction cycle being monitored. The unit is set to zero each time an instruction fetch is executed and is advanced at the beginning of each phase one clock pulse for as many cycles as is required to complete the instruction. Each data transfer which takes place between the registers depends upon decoding the contents of both the instruction register and the timing control unit.

PROGRAM COUNTER

The 16-bit program counter provides the addresses which step the microprocessor through sequential instructions in a program.

Each time the microprocessor fetches an instruction from program memory, the lower byte of the program counter (PCL) is placed on the low-order bits of the address bus and the higher byte of the program counter (PCH) is placed on the high-order 8 bits. The counter is incremented each time an instruction or data is fetched from program memory.

INSTRUCTION REGISTER AND DECODE

Instructions fetched from memory are gated onto the internal data bus. These instructions are latched into the instruction register, then decoded, along with timing and interrupt signals, to generate control signals for the various registers.

ARITHMETIC AND LOGIC UNIT (ALU)

All arithmetic and logic operations take place in the ALU including incrementing and decrementing internal registers (except the program counter). The ALU has no internal memory and is used only to perform logical and transient numerical operations.

ACCUMULATOR

The accumulator is a general purpose 8-bit register that stores the results of most arithmetic and logic operations, and in addition, the accumulator usually contains one of the two data words used in these operations.

INDEX REGISTERS

There are two 8-bit index registers (X and Y), which may be used to count program steps or to provide an index value to be used in generating an effective address.

When executing an instruction which specifies indexed addressing, the CPU fetches the op code and the base address, and modifies the address by adding the index register to it prior to performing the desired operation. Pre- or post-indexing of indirect addresses is possible (see addressing modes).

STACK POINTER

The stack pointer is an 8-bit register used to control the addressing of the variable-length stack on page one. The stack pointer is automatically incremented and decremented under control of the microprocessor to perform stack manipulations under direction of either the program or interrupts (NMI) and IRQ). The stack allows simple implementation of nested subroutines and multiple level interrupts. The stack pointer should be initialized before any interrupts or stack operations occur.

PROCESSOR STATUS REGISTER

The 8-bit processor status register contains seven status flags. Some of the flags are controlled by the program, others may be controlled both by the program and the CPU.

- |

R6500 Microprocessors (CPU)





2-9

R6500 Microprocessors (CPU)



INSTRUCTION SET

The R6500 CPU has 56 instruction types which are enhanced by up to 13 addressing modes for each instruction. The accu-

•

mulator, index registers, Program Counter, Stack Pointer and Processor Status Register are illustrated below.

Alphabetic Listing of	of Instruction Se	ŧ
-----------------------	-------------------	---

Mnemonic	Function	Mnemonic	Function
ADC	Add Memory to Accumulator with Carry	JMP	Jump to New Location
AND ·	"AND" Memory with Accumulator	JSR	Jump to New Location Saving Return Address
ASL	Shift Left One Bit (Memory or Accumulator)		•••
	• •	LDA	Load Accumulator with Memory
BCC	Branch on Carry Clear	LDX	Load Index X with Memory
BCS	Branch on Carry Set		Load Index Y with Memory
BEQ	Branch on Result Zero	LSR	Shift One Bit Right (Memory or Accumulator)
BIT	Test Bits in Memory with Accumulator		•
ВМІ	Branch on Result Minus	NOP	No Operation
BNE	Branch on Result not Zero		
BPL	Branch on Result Plus	ORA ·	"OR" Memory with Accumulator
BRK	Force Break		· ·
BVC	Branch on Overflow Clear	PHA	Push Accumulator on Stack
BVS	Branch on Overflow Set	PHP	Push Processor Status on Stack
		PLA	Pull Accumulator from Stack
CLC	Clear Carry Flag	PLP	Pull Processor Status from Stack
CLD	Clear Decimal Mode	11	
CLI	Clear Interrupt Disable Bit	ROL	 Rotate One Bit Left (Memory or Accumulator)
CLV	Clear Overflow Flag	ROR	Rotate One Bit Right (Memory or Accumulator)
CMP	Compare Memory and Accumulator	BTI	Return from Interrupt
CPX	Compare Memory and Index X	RTS	Return from Subroutine
CPY	Compare Memory and Index Y		
		SBC .	Subtract Memory from Accumulator with Borrow
DEC	Decrement Memory by One	SEC	Set Carry Flag
DEX	Decrement Index X by One	1 ·SED	Set Decimal Mode
DEY	Decrement Index Y by One	SEI	Set Interrupt Disable Status
		STA	Store Accumulator in Memory
EOR	"Exclusive-OR" Memory with Accumulator	STX.	Store Index X in Memory
		STY	Store Index Y in Memory
INC	Increment Memory by One	-	
INX	Increment Index X by One	'TAX	Transfer Accumulator to Index X
INY	Increment Index Y by One	TAY	Transfer Accumulator to Index Y
		TSX	Transfer Stack Pointer to Index X
		TXA	Transfer Index X to Accumulator
	· ·	TXS	Transfer Index X to Stack Register
		TYA	Transfer Index Y to Accumulator



Programming Model

R6500 Microprocessors (CPU)

ADDRESSING MODES

The R6500 CPU family has 13 addressing modes. In the following discussion of these addressing modes, a bracketed expression follows the title of the mode. This expression is the term used in the Instruction Set Op Code Matrix table (later in this product description) to make it easier to identify the actual addressing mode used by the instruction.

ACCUMULATOR ADDRESSING [Accum]—This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

IMMEDIATE ADDRESSING [IMM]—In immediate addressing, the second byte of the instruction contains the operand, with no further memory addressing required.

ABSOLUTE ADDRESSING [Absolute]—In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 64K bytes of addressable memory.

ZERO PAGE ADDRESSING [ZP]—The zero page instructions allow for shorter code and execution times by fetching only the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING [ZP, X or Y]—(X, Y indexing)—This form of addressing is used with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order eight bits of memory and crossing of page boundaries does not occur.

INDEXED ABSOLUTE ADDRESSING [ABS, X or Y]—(X, Y)indexing)—This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X" and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields, resulting in reduced coding and execution time.

IMPLIED ADDRESSING [Implied]—In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

RELATIVE ADDRESSING [Relative]—Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

INDEXED INDIRECT ADDRESSING [(IND, X)]—In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents are the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

INDIRECT INDEXED ADDRESSING [(IND), Y]—In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location are added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT [Indirect]—The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location are contained in the third byte of the instruction. The contents of the fully specified memory location are the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter. (JMP (IND) only)

2

INSTRUCTION SET OP CODE MATRIX

The following matrix shows the Op Codes associated with the R6500 family of CPU devices. The matrix identifies the hexadecimal code, the mnemonic code, the addressing mode, the

number of instruction bytes, and the number of machine cycles associated with each Op Code. Also, refer to the instruction set summary for additional information on these Op Codes.

្អូន	D O	1	2	3	4	5	6	7	8	9	A	в	с	D	E	F	-
o MSD	BRK Implied 17	ORA (IND, X) 2 6				ORA ZP 2 3	ASL ZP 25		PHP Implied 1 3	ORA IMM 22	ASL Accum 1 2						! o
1	. BPL Relative 2 2**	ORA (IND), Y 2 5*				ORA ZP, X 2 4	ASL ZP.X 26		CLC Implied 1 2	ORA ABS, Y 3 4°				ORA ABS, X 3 4"	_ASL ABS, X 3 7		
2	JSR Absolute 3 6	AND (IND, X) 2 6		•	BIT ZP 2_3	AND ZP 2 3	ROL ZP 2 5		PLP Implied 14	AND IMM 2 2	ROL Accum 1 2		BIT ABS 3 4	AND ABS 3 4	ROL ABS 3 6		
3	BMI Relative 2 2**	AND (IND), Y 2 5*	•			AND ZP.X 24	ROL ZP, X 2 6		SEC Implied 1 2	AND ABS, Y 3 4*				AND ABS, X 3 4*	ROL ABS, X 3 7		3
4	RTI Implied 1 6	EOR (IND, X) 2 6				EOR ZP 2 3	LSR ZP 2`5		PHA Implied 1 3	EOR IMM 2 2	LSR Accum 12		JMP ABS 3 3	EOR ABS 3 4	LSR ABS 3 6		
	BVC Relative 2 2**	EOR (IND), Y 2 5*				EOR ZP, X 2 4	LSR ZP,X 26		CLI Implied 1 2	EOR ABS. Y 3 4"				EOR ABS, X 3 4*	LSR ABS, X 3 7		5
	RTS Implied 16	ADC (IND, X) 2 6	•			ADC ZP 2 3	ROR ZP 2 5		PLA Implied 1 4	ADC IMM 2 2	ROR Accum 1 2		JMP Indurect 3 5	ADC ABS 3 4	ROR ABS 3 6		6
	BVS Relative 2 2**	ADC (IND), Y 2 5*				ADC ZP.X 24	ROR ZP, X 2 6		SEI Implied 1 2	ADC ABS, Y 3 4"				ADC ABS, X 3 4*	ROR ABS, X 3 7		7
8	·	•STA (IND, X) 2 6			STY ZP 2 3	·STA ZP 2 3	STX ZP 2 3		DEY Implied 1 2		TXA Implied 1 2		STY ABS 3 4	STA Abs 3 4	STX ABS 3 4		8
9	BCC Relative 2 2	STA (IND), Y 2 6			STY ZP, X 2 4	STA ZP, X 2 4	STX ZP, Y 2 4		TYA Implied 1 2	STA ABS, Y 3 5	TXS Implied 1 2			STA ABS, X 3 5			9
A	LDY IMM 2 2	LDA (IND, X) 2 6	LDX IMM 2 2		LDY ZP 2 3	LDA ZP 2 3	LDX ZP 2 3		TAY Implied 1 2	LDA IMM 2 2	TAX Implied 1 2		LDY ABS 3 4	LDA ABS 3 4	LDX ABS 3 4		^
B	BCS · Relative 2 2**	LDA (IND), Y 2 5*			LDY ZP,X 24	LDA ZP, X 2 4	LDX ZP, Y 2 4		CLV Implied 1 2	LDA ABS, Y 3 4"	TSX Implied 1 2		LDY ABS, X 3 4	LDA ABS, X 3 4	LDX ABS, Y 3 4"] 8
C	CPY IMM 2 2	CMP (IND, X) 2 6			CPY ZP 2 3	CMP ZP 2 3	DEC ZP 2 5		INY Implied 1 2	CMP IMM 2 2	DEX Implied 1 2		CPY ABS 3 4	CMP ABS 3 4	DEC ABS 3 6		c
D	BNE Relative 2 2**	CMP (IND), Y 2 5].			CMP ZP, X 2 4	DEC ZP, X 2 6		CLD Implied 1 2	CMP ABS, Y 3 4				CMF ABS, X 3 4*	DEC ABS, X 3 7		
ε	CPX IMM 2 2	SBC (IND, X) 2 6			CPX ZP 2 3	SBC ZP 2 3	INC ZP 2 5		INX Implied 1 2	SBC MMM 2 2	NOP Implied 1 2		CPX ABS 3 4	SBC ABS 3 4	INC ABS 3 6		Ē
F		SBC (IND), Y 2 5*				SBC ZP, X 2 4	INC ZP, X 2 6		SED Implied 1 2	SBC ABS, Y 3 4*				SBC ABS, X 3 4		•	F
	0		2	3		5	6	7	8	9	A	8	С	D	E		-



----OP Code ----Addressing Mode ---Instruction Bytes; Machine Cycles *Add 1 to N if page boundary is crossed. **Add 1 to N if branch occurs to same page; add 2 to N if branch occurs to different page.

INSTRUCTION SET SUMMARY

	INSTRUCTIONS		LALIA	EDW	ATE	A.	SOL	ITE	ZEI	IO PA	GE	ACC	UN.		MPLI	ED .		WD. I	4	(14	IDD. W	2	P46	E. 1	A	s x		ABS.	. T	46	LATIN	Æ	MCH	IEC I	Z	PAG	E. V	CODI	ES		TATU			
300M3MA	OPERATION	-) PC	•		OP	•		OP	•		o⊳∫∎	۰Ì.	0	•		OP	•		OP	•	• 0	•		OP	•	• 0	- 19		OP	•		00		0-	-		76	5 5	4	32	1020		NEMON
ADC	A + M + C - A (4)(1	_	_	_	_		L					S I		1	+	+	1 81		4.9	144	- 1 -	10.		1.0	1.000				+				+	+-	-	-						2.0		A D C
AND .			25	- 1		20			25	10.1					1		21	e		31.	5 2	25		2	30	. 3	2 21		10									N -	-			2.		
ISL .	C - (7. 8) - 0	1		1		30	6	3	06	5	2	IA :	2 1		£							1		2	1E	11		T				1						N .				z c		
acc	BRANCHONC = 0 12	1	1								1		1	1	1					- 1										90	2	2												e c c
a c s	BRANCH ON C = 1 (2)	1	. 1								- 1			L	L.,													1		80	2	2												a c s
BEQ	BRANCH ON Z = 1 (2)	-	+	1							-	+	+	+	-						-	+	+			+	+	+		_	2		+	+	+					-			1	BEO
8 1 1	AAM	1	1			20			24		2				ι.					- 1	1				1.1									1					w			2 .		
	BRANCH ON N + 1 12	4				1		1	24		ା		1	E	ŧ.				1							- 11					2							1.02					1.1	
INE	BRANCH ON Z + 0 12													1	1						1									12.1	2			1									1	BNE
	BRANCHONN = 0 (2										. 1			L.							1							1		1001	2			1									1.5	
	BREAM	+	+	-	-	-	-	-	-	-	-	+	+	100	+ -	1	-	-	-	-	+	+	+	+	-	÷	+	+	-	~	4	4	+	+	+	-	-			-	-		-	
ave	BRANCH ON V = 0 Q	.[- 1			ľ	1	11					1	÷	1					1			2	.		1				1.					1.1	BVC
8 4 5	BRANCH ON V = 1 (2	- I	1										1	1									1							1.1	2	- 1		1									4.0	8 V 5
CLC	0 - C	۰1										+			1	ι.				- 1			1		1					~	1	1		1							10			C L C
1.1.1.1.1.1	0-0											1			15					- 1								1				- 1											1.	CIO
C L D		4	-	-	-	-	-	-	-	-	-	+	+	-	+	-	-		-	-	+	+	+-	+-	+	+	+	+	-	-	-	-	+	+	+	-	-			-	-		+	-
CL!	0-1		1										T	100	2							1	T	1			1	1	1					T	1							• •	1.0	C L I
CLV	0 - V													18	2	1								1	11	1		1		11			ł					1.00	5 -					CLV
CMP	A - M			- 1					65								C1	0	2	ים	2	1 0		12	00	•	3 0		3													2.0		CMI
CPX	X - M						5		E4	1	- C		1		1	1							1	1		1	1	1	1			1		1								1 0		CPI
CPV	¥ = 44		63	2	-	cc			C4			-	-	-	1					_	-	+	1	1		-	+	-	-			4	-	+	1	1		-	_	-	_	20	-	CP
DEC	M - 1 = M	1				CE	8	3	Cő	•	2		1		E							P		2	DE I	1	3				1	1		1	1			1.00				2 .		DEC
x 3 G	X - 1 - X	1										÷.		C	12						1			L			1	1				1			1			Ν.	• •	-	+ +	2 -	1	DE
DEY	¥ = 1 = ¥						ł.						1	84	1 2	1									1.1							1		1				۰.	• •	*	• •	1.	1	DE *
101	A * M + A (1	4	49	2	2	40	14	3	-	3	2		1	T	T.		41		2	51	5	2 5	5 +	2	50	•	3 9	9 4	3									Ν.			• •	2 -	1	E O #
NC	M - 1-M					53	0	3	20	0	2				1.								6 6	2	11	7	2					1					1	۰.		+	÷. •	Ζ.	1	
NX	X + 1 + X	Т											Т	E	2	1					Т	Т	Т	Г			Т	Т	Г						Г			N -		+	• •	2.		
	¥ = 1 = ¥	1									- 1			0	1 2								1	1			1							4				n .				1		
JMP	JUMP TO NEW LOC					40	15	3							1											Ŧ	1						6C 1	5 3										JMP
158	JUMP SUB					20		1.						1							1					- 1								1	1					+				
LDA	M - A (1	4	49	2	2	40		3	45	3	2						41		2	61	5	2 8		12	eol		3 0		3			. 1								+		2	1	LDA
LDX	M = X (3	. 1	A2	2	2	AE	4	3	AS	3	7											T					8	£ 4	3						86		2					2	1	LD.
	M - Y (1	. 1		1	2	AC	4	3	44	1	2		1	Т								6		12	ec	2	3		T			-1			1			N .				2 .	1.	
LSR	0-0-0											44										- 12			SE				12									0.	-			10	ł.	LSR
NOP	NO OPERATION					10	1	10						1.	d a							1	T	1		1			1			- 1												NOP
	AVM-A		-	,	1.	100	۱.	١.,	05					F	11							, I.,	١.	5	10	.1	÷.		١.			. 1			E							1		
PHA	A-M5 8-1-5	_	-	-	-	f	F	t	1	-	-	+	+	4	1 3	17	-	-	-	-	-	+	+	t	H	÷	+	+	+	+	H	-	+	+	+	-				-			-	PHA
PHP	P-M1 5-1-5													0	10	1.0	1						1	E.	11		1		1											÷.			1.	
PLA	5-1-5 HE-A	. 1					ι.	1																1			1					1										2		PLA
	5 + 1 + 5 M5 + P	. 1					1							100	2.0		1						1									1						1			DAE		- 1	P 1 8
ROL							١.	١.,	L.						1	1	1					1.		١.,	36		1	1	1						1							2.0	-1	-01
ROR	the second se	-	-	-	-	•		-			_	2A. 6A	_	+	+	+	+	-	-	-	-		-	-	3t. 7E	-	- 1	+	+	+	++	-	+	+	+	-	-	-	_	_	_	2.0	-	ROF
						00	1.	ľ	1		4	-	1			١.						ľ	1	1			1	1	1									ľ.,					- 1	A T I
RTS	RTRN SUE						E	1						1.1			E	12					1						1										-		DREI			ATS
		. 1				I		1.						1	1	1			1				1			4		all.															-	
SBC		"	29	2	2	(ED	1*	1.	ES	3	2	i					1	1.	2	.1	2	٠l*	11	T ²	*0	1	°ľ		1,						1			1				2 4		580
SEC	1-C					1								1.1	SI - 2	Ľ	E												1									1					1.1	5 6 0
SED	1 = D	-		-		+-	-	+	1	-			+	-	8 2	-	+	-	-		4	+	+	+	1	-	+	+	+	-	++		-	+	+	-	-	•		-			-	SED
5 E I	1-1					1	1	1	1					1"	12	1	1					1				.1												100						S E
514	A - M					1.1	1.1	1.7	85	1		1				1	137	•	15		6	2 19	• •	1	90	3	1	19	1.		Eİ					J							1.1	\$ 7 4
511	X - M				1			1.5	84	10.5								F	1				1			+					11				196		12						1	5.1.
577	¥ - M				1	(ac	1	13	84	12	2											1	• •	12												1		1000					1	5.7.5
TAI	A - X	_												-	A 2	+	1						1						-					-	-	-		N		-		2	-	TA
1 4 4	A - Y			1	1				E				1	-	8 2	1	1						1							1					1		E	N				5	1	1.4.1
7 S X	5 - x				E				1				1		4		1						1	Г	E I					1						1	1	N	• •	. •	•	2	•	15
AXT	X - A				E		L		E				1	8	4	1								E	11			1		1				1			1	N				2	•	T X /
T. X S	x - 5						1	1	1						• 7		1		1						11			ł								1	Ľ	h.,	0.7			•	· ·	1 8 3
	Y - A					1	1	1	1	1			1	1.	4	1.	1	1	1	1	1	1	1	1		1	1	1	1	1	1			1	1	1						2	- -	1 + 1
	(1) ADD 11	10	N	IF P	AG	E 80	DUN	DAJ	RV (CR	055	60	÷		-		•	•		Γ		r .	INC	ж.	*			Â		-			•						,	м.	M	MOR	Y (B)1	17
	121 ADD 11	to	N	IF (684	NC	но	ccu	RS	ros	AM	PAC	E							1		Y .		Ж. Ж									-		UBTR	ACI	r			м,		MOR		
	ADD 2 T							cci	1465	100	HFF(LMEA	I PA	GE						1		A			ULA1	OR							•		ND					n). CY		
	131 CARRY 141 IF IN DE							<u>.</u>			n									1		M.	ME	MOF	१४ म्ह	R EF	FEC	TIVE	ADO	RES	is		v	o	R				•		NC). BV1	ES	
						5.4		1012			×	ROF								1		Ms	-	405	IV PE	8 S T	ACK	PO	NTE	8			~		(CLL									

.



R6500 Microprocessors (CPU)

AC CHARACTERISTICS

			5XX MHz)		5XXA MHz)		5XXB MHz)		
Characteristic	Symbol	Min	Max	Min	Max	Min	Max	Unit	
R650X CLOCK TIMING	·····	•	±	L	I		I	.	
Clock Cycle Time	Tcvc	1.0	10	0.5	10	0.33	10	μs	٦
Ø (IN) Low Pulse Width	TLEO	480	_	240	_	160	_	ns	
Ø (IN) High Pulse Width	THE	460	_	240	_	160	-	ns	-
0 (IN) Rise and Fall Time ^{1, 2}	T _{R0} , T _{F0}	_	10	_	10	—	10	ns	
Ø1 (OUT) High Pulse Width	T _{PWH01}	460	- 1	235	-	155	- 1	ns	-
\$2 (OUT) High Pulse Width	TPWHE	460	_	240	—	160	_	ns	-
Delay Between Ø1 (OUT) and Ø2 (OUT)	То	0	_	0	·_	· 0	_	ns	-
91 (OUT), 92 (OUT) Rise and Fall Time ^{1, 2}	T _R , T _F	_	25	-	25	-	15	ns	
651X CLOCK TIMING				1	L			1	
Clock Cycle Time	T _{CYC}	1.0	10	0.5	10	0.33	10	μs	٦
\$1 (IN) High Pulse Width	T _{PWH01}	430	_	215	_	150	_	ns	
92 (IN) High Pulse Width	T _{PWH02}	470	_	235	_	160	_	ns	
Delay Between Ø1 and Ø2	To	0	_	0	_	0	_	ns	
Ø1 (IN), Ø2 (IN) Rise and Fall Time ^{1, 3}	T _R , T _F	_	25	_	20	_	15	ns	
65XX READ/WRITE TIMING								ł	
R/W Setup Time	T _{RWS}	-	225	_	140	_	110	ns	٦
R/W Hold Time	THRW	30	_	3 0	_	15	_	ns	
Address Setup Time	TADS	_	225	_	140	_	110	ns	1
Address Hold Time	Тна	3 0	_	30	_	15	_	ns	-
Read Access Time	TACC	_	650	_	310	_	170	ns	
Read Data Setup Time	TDSU	100	_	50	_	50	—	ns	1
Read Data Hold Time	T _{HR}	10	_	10	_	10	_	ns	1
Write Data Setup Time	T _{MDS}	_	175	_	100	—	85	лѕ	1
Write Data Hold Time	T _{HW}	30	-	30	_	15	_	ns	1
SYNC Hold Time	TSYH	30	—	30	_	15	_	ns	
RDY Setup Time	T _{RDY}	100	—	50	—	35		TIS I	1
SO Setup Time	T _{so}	100	_	50	—	35	_	ns	-
SYNC Setup Time	T _{SYN}	_	225	_	140	—	110	ns	\neg

1. Loads: All output except clocks = 1 TTL + 130 pF. Clock outputs = 1 TTL + 30 pF.

2. Measured between 0.8 and 2.0 points on waveform load.

3. Measured between 10% and 90% points on waveforms.

4. *RDY must never switch states within RRDY to end of \$2.

R6500 Microprocessors (CPU)



ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Unit
Supply Voltage	V _{cc}	-0.3 to +7.0	Vdc
Input Voltage	V _{IN}	-0.3 to +7.0	Vdc
Operating Temperature Range Commercial	T _A		°C
Industrial		-40 to +85	
Storage Temperature	T _{STG}	- 55 to + 150	°C

*NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

.

-.

OPERATING CONDITIONS

Parameter	Symbol	Value
Supply Voltage	V _{CC}	5V ± 5%
Temperature Range Commercial Industrial	T _A	0°C to 70°C - 40°C to + 85°C

DC CHARACTERISTICS

(V_{CC} = 5.0V \pm 5%, V_{SS} = 0, T_A = T_L to T_H, unless otherwise noted)

ViH ViL	2.0 V _{CC} -0.3	-	V _{CC} + 0.25	v	
V _{IL} .				v	1
	-0.3	-	0.8 0.4		· ·
IN	-		2.5 100 10 -	рд	$V_{IN} = 0V \text{ to } 5.25V$ $V_{CC} = 0V$
. ¹ TSI .	_	· _	: 10	Aq	$V_{IN} = 0.4V \text{ to } 2.4V$ $V_{CC} = 5.25V$
V _{OH}	+2.4	_	_	V	$I_{\text{LOAD}} = -100 \mu\text{A}$ $V_{\text{CC}} = 4.75\text{V}$
VOL			+0.4	V	$I_{LOAD} = 1.6 \text{ mA}$ $V_{CC} = 4.75 \text{V}$
PD		450 500	700 800	mW	
C C _{IN} C _{OUT,} CØ _{0(IN)} CØ1		·	10 15 12 15 50		$V_{IN} = 0V$ f = 1 MHz
		- V _{OH} +2.4 V _{OL} - P _D - C - C _{IN} - COUT - CØQIN) - CØ1 -	- - V _{OH} +2.4 - V _{OL} - 450 P _D - 450 C - 500 C - - C _{IN} - - COUT - - CØq(IN) - 30	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Notes:

1. All units are direct current (dc) except for capacitance.

2. Negative sign indicates outward current flow, positive indicates inward flow.

3. IRQ and NMI require 3K pull-up resistor.

4. Ø1 (IN) and Ø2 (IN) apply to R6512, 13, 14, and 15; Ø0 (IN) applies to R6502, 03, 04, 05, 06 and 07.

5. Typical values shown for V_{CC} = 5.0V and T_A = 25°C.