COMMODORE SEMICONDUCTOR GROUP

a division of Commodore Business Machines, Inc. 950 Rittenhouse Road. Notristown. PA 19403 • 215/666-7950 • TWX 510-660-4168

# NMOS

## 6500 MICROPROCESSORS

## THE 6500 MICROPROCESSOR FAMILY CONCEPT -

The 6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock oscillators and drivers. All of the microprocessors in the 6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes six microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz, 2 MHz ("A" suffix on product numbers), 3 MHz ("B" suffix on product numbers), and 4 MHz ("C" suffix on product numbers) maximum operating frequencies.

## FEATURES OF THE 6500 FAMILY

- Single +5 volt supply
- N channel, silicon gate, depletion load technology
- · Eight bit parallel processing
- 56 Instructions
- Decimal and binary arithmetic
- Thirteen addressing modes
- True indexing capability
- Programmable stack pointer
- Variable length stack
- Interrupt capability
- Non-maskable interrupt
- Use with any type or speed memory

- 8 BIT Bi-directional Data Bus
- Addressable memory range of up to 65K bytes
- "Ready" input (for single cycle execution)
- Direct memory access capability
- Bus compatible with M6800
- Choice of external or on-board clocks
- 1 MHz, 2 MHz, 3 MHz and 4 MHz operation
- · On-the-chip clock options
  - External single clock input
  - RC time base input
  - Crystal time base input
- Pipeline architecture



## COMMENTS ON THE DATA SHEET

The data sheet is constructed to review first the basic "Common Characteristics" — those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



## MAXIMUM RATINGS

RATING	SYMBOL	VALUE	UNIT
SUPPLY VOLTAGE	V <sub>cc</sub>	-0.3 to + 7.0	Vdc
INPUT VOLTAGE	Vin	0.3 to + 7.0	Vdc
OPERATING TEMPERATURE	ŦĄ	0 to + 70	С
STORAGE TEMPERATURE	TSTG	-55 to + 150	С

This device contains input protection against damage due to high static voitages or electric fields; however. precautions should be taken to avoid application of voltages higher than the maximum rating.

## **ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, Vss = 0, T<sub>A</sub> = 0<sup>+</sup> to + 70<sup>+</sup>C)** $\emptyset_1 : \emptyset_2$ (in) applies to 6512, 13, 14, 15; O (in) applies to 6502, 03, 04, 05, 06 and 07

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input High Voltage Logic. Ø <sub>9</sub> (in) Ø <sub>1</sub> , Ø <sub>2</sub> (in)	VIH	Vss + 2.4 Vcc - 0.2		Vcc Vcc + 1.0V	Vdc Vdc
Input High Voltage RES. NMI, RDY, IRQ, Data, S.O.		Vss + 2.0	_	_	Vdc
Input Low Voltage Logic, Ø, (in) Ø <sub>1</sub> , Ø <sub>2</sub> (in) RES. NMI. RDY. IRQ. Data, S.O.	VIL	Vss - 0.3 Vss - 0.3 		Vss + 0.4 Vss + 0.2 Vss + 0.8	Vdc Vdc Vdc
Input Leakage Current $(V_{in} = 0 \text{ to } 5.25 \text{V}. \text{ Vcc} = 5.25 \text{V})$ Logic (Excl. RDY, S.O.) $\mathcal{Q}_{\cdot}, \mathcal{Q}_{\cdot}$ (in) $\mathcal{Q}_{\cup}$ (in)	fin			2.5 100 10.0	Ац Ац Ац
Three State (Off State) Input Current ( $V_{in} = 0.4$ to 2.4V, Vcc = 5.25V) Data Lines	ITSI	_	_	10	лиA
Output High Voltage $(I_{OH} = -100\mu$ Adc. Vcc = 4.75V) SYNC. Data. A0-A15. R/W	VOH	Vss + 2.4	_	_	Vdc
Out Low Voltage (I <sub>OL</sub> = 1.6mAdc. Vcc = 4.75V) SYNC, Data, A0-A15. R/W	VOL	_		Vss + 0.4	Vdc
Power Supply Current	ICC	-	70	160	mA
Capacitance $(V_{in} = 0, T_A = 25 \text{ C}, I = 1 \text{ MHz})$	С				pF
Logic	Cin	-		10	
				15	
A0-A15. R/W. SYNC	Cout	_	_	12	
Ø., (in)	CØ <sub>J (in)</sub>	-	_	15	
Ø. ~	CØ	-	30	50	
Ø_	CØ	-	50	80	

Note: IRQ and NMI requires 3K pull-up resistors.

Clock Timing - 6502, 03, 04, 05, 06, 07

Clock Timing - 6512, 13, 14, 15







-7

## 1 MHz TIMING

2 MHz TIMING

Electrical Characteristics: (Vcc = 5V  $\pm$  5%, Vss = 0 V, T<sub>A</sub> = 0 -70 °C) Minimum clock frequency = 50 KHz

## CLOCK TIMING - 6502, 03, 04, 05, 06, 07

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	TCYC	1000	—	_	500			ns
$\phi_{0 (IN)}$ Pulse Width (measured at 1.5v)	РWHØ0	460	-	520	240		260	ns
	TRØO. TFØO	-	—	10	_		10	ns
Delay Time between Clocks (measured at 1.5v)	т <sub>D</sub>	5		-	5		-	ns
Ø1 (OUT) Pulse Width (measured at 1.5v)	PWHØ1	PWHØOL-20		PWHØOL	PWHØOL-20		PWHØOL	ns
$\phi_{2 \text{ (OUT)}}$ Pulse Width (measured at 1.5v)	PWHØ2	PWHØOH-40		PWHØ <sub>OH</sub> -10	PWHØ <sub>OH</sub> -40	_	PWHØ <sub>OH</sub> -10	ns
Ø1 (OUT)- Ø2 (OUT) Rise. Fall Time (measured .0v to 2.0v) (load ½ 30 pf ½ 1 TTL)	TR, TF	_	-	25			25	ns

## CLOCK TIMING - 6512, 13, 14, 15

CHARACTERISTIC	SYMBOL	MIN	TYP.	MAX.	۱ſ	MIN.	TYP.	MAX.	UNITS
Cycle Time	Тсус	1000			┥┝	500			ns
Clock Pulse Width Ø1 (Measured at V <sub>CC</sub> -02V) Ø2	PWH Ø1 PWH Ø2	430 470	_	_		215 235	_	-	ns
Fall Time, Rise Time (Measured from 0.2v to V <sub>CC</sub> -0.2V)	T <sub>F</sub> , T <sub>R</sub>	_	-	25			_	15	ns
Delay Time between Clocks (Measured at 0.2 V)	т <sub>D</sub>	0	-	-		0	_	_	ns

## READWRITE TIMING (LOAD = ITTL)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from 6500	TRWS	_	100	300	_	100	150	ns
Address Setup Time from 6500	TADS	_	100	300	-	100	150	ns
Memory Read Access Time	TACC	_	-	575	—	-	300	ns
Data Stability Time Period	TDSU	100	-	_	50	-	—	ns
Data Hold Time — Read	THR	10	-	_	10	-	—	ns
Data Hold Time — Write	THW	30	60	-	30	60	—	ns
Data Setup Time from 6500	TMDS	-	150	200	-	75	100	ns
S.O. Setup Time	TS.O.	100	-	-	50	-	—	ns
SYNC Setup Time from 6500	TSYNC	-	-	360	-	- 1	175	ns
Address Hold Time	T <sub>HA</sub>	30	60	-	30	60	—	ns
R/W Hold Time	THRW	30	60	-	30	60		ns
RDY Setup Time	TRDY	100	-	—	50	—	—	ns
		<u> </u>	·			· · · · · · · · ·		

## 3 MHz TIMING

4 MHz TIMING (1)

Electrical Characteristics: (Vcc = 5V  $\pm$  5%, Vss = 0 V, T\_A = 0-70 C) Minimum clock frequency = 50 KHz

## CLOCK TIMING - 6502, 03, C4, 05, 06, 07

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	ТСҮС	333	_	_	250	_	-	ns
$\phi_{0(IN)}$ Pulse Width (measured at 1.5v)	рwнø <sub>0</sub>	180	_	170	123	—	127	ns
Ø <sub>0 (IN)</sub> Rise, Fall Time	trø <sub>0</sub> , tfø <sub>0</sub>	-	—	10	1— I	-	10	ns
Delay Time between Clocks (measured at 1.5v)	т <sub>D</sub>	5		-	5	-	-	ns
Ø1 (OUT) Pulse Width (measured at 1.5v)	PWHØ1	PWHØOL-20		PWHØOL	PWHØOL-20	-	PWHØOL	ns
$Ø_{2 (OUT)}$ Pulse Width (measured at 1.5v)	₽₩HØ2	PWHØOH-40	_	PWHØ <sub>OH</sub> -10	PWHØOH-40	- i	PWHØOH-10	ns
Ø1 (OUT), Ø2 (OUT) Rise, Fall Time (measured .8v to 2.0v) (Load ½ 30pf ½ 1 TTL)	T <sub>R</sub> , T <sub>F</sub>	_	_	25	_	—	25	ns

## CLOCK TIMING - 6512, 13, 14, 15

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	UNITS
Cycle Time	ТСҮС	333	-		250	-	_	ns
Clock Pulse Width Ø1 (Measured at V <sub>CC</sub> -0.2v) Ø2	PWH Ø1 PWH Ø2	150 160	-		120 125	-		ns
Fall Time, Rise Time (Measured from 0.2v to V <sub>CC</sub> -0.2v)	T <sub>F</sub> , T <sub>R</sub>	_	_	15	_	_	15	ns
Delay Time between Clocks (Measured at 0.2v)	т <sub>D</sub>	0		_	0	-	-	ns

## READ/WRITE TIMING (LOAD = ITTL)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.		MIN.	TYP.	MAX.	UNITS
Read/Write Setup Time from 6500	TRWS	_	80	110		_	80	85	ns
Address Setup Time from 6500	TADS	-	80	125	ļ	—	80	85	ns
Memory Read Access Time	TACC	-		170		—	—	115	ns
Data Stability Time Period	TDSU	50	-	—		40	_	-	ns
Data Hold Time — Read	THR	10	—	-		5	—	—	ns
Data Hold Time — Write	тнw	10	-	-		10	—	—	ns
Data Setup Time from 6500	TMDS	_	70	100		-	70	90	ns
S.O. Setup Time	TS.O.	50	-	-		40	-	_	ns
SYNC Setup Time from 6500	TSYNC	-	-	120		-	-	100	ns
Address Hold Time	THA	10	30	—		10	30	-	ns
R/W Hold Time	THRW	10	30	-		10	30	-	ns
RDY Setup Time	TRDY	_	_	15			_	15	ns

(1) 4 MHz timing for 6503-6515 is preliminary.

·•••

## 6500 SIGNAL DESCRIPTION

## Clocks ( $Ø_1, Ø_2$ )

The 651X requires a two phase non-overlapping clock that runs at the Vcc voltage level. The 650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled.

## Address Bus (A<sub>0</sub>-A<sub>15</sub>)

These outputs are TTL compatible, capable of driving one standard TTL load and 130 pf.

### Data Bus (Do-D7)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130 pf.

#### Data Bus Enable(DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two  $(\mathcal{O}_2)$  clock, thus allowing data output from microprocessor only during  $\mathcal{O}_2$ . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held **low**.

#### Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one  $(\emptyset_1)$  and up to 100ns after phase two  $(\emptyset_2)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two  $(\emptyset_2)$  in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

#### Interrupt Request (IRQ)

I.

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A 3K external resistor should be used for proper wire-OR operation.

#### Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor. NMT is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for IRQ will be performed, regardless of the interrupt mask flag status. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI also requires an external 3K register to Vcc for proper wire-OR operations.

Inputs IRQ and NMI are hardware interrupt lines that are sampled during  $\mathcal{O}_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\mathcal{O}_1$  (phase 1) following the completion of the current instruction.

#### Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of  $\phi_1$ .

### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during  $\emptyset_1$  of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\emptyset_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control. After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles. the microprocessor will proceed with the normal reset procedure detailed above.

## ADDRESSING MODES

ACCUMULATOR ADDRESSING -- This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

**IMMEDIATE ADDRESSING** — In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

ABSOLUTE ADDRESSING - In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

**ZERO PAGE ADDRESSING** — The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING - (X, Y indexing) - This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y." The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally, due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.

**INDEX ABSOLUTE ADDRESSING** - (X, Y indexing) - This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X," and "Absolute, Y." The effective address is formed by adding the contents of X and Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.

## INSTRUCTION SET - ALPHABETIC SEQUENCE

- ADS Add Memory to Accumulator with Carry
- "AND" Memory with Accumulator Shift left One Bit (Memory or Accumulator) AND ASL
- BCC Branch on Carry Clear
- BCS Branch on Carry Set
- Branch on Result Zero **BEO**
- Test Bits in Memory with Accumulator BIT
- Branch on Result Minus BMI
- Branch on Result not Zero BNE Branch on Result Plus BPL
- BRK Force Break
- BVC
- Branch on Overflow Clear BVS Branch on Overflow Set
- CLC
- Clear Carry Flag Clear Decimal Mode CLD
- Clear Interrupt Disable Bit CLI
- Clear Overflow Flag CLV
- Compare Memory and Accumulator Compare Memory and Index X CMP CPX
- Compare Memory and Index Y CPY
- Decrement Memory by One DEC DEX
- Decrement Index X by One Decrement Index Y by One DEY
- "Exclusive or" Memory with Accumulator EOR
- INC Increment Memory by One
- Increment Index X by One INX
- Increment Index Y by One INY
- JMP Jump to New Location
- JSR Jump to New Location Saving Return Address

**IMPLIED ADDRESSING** — In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.

**RELATIVE ADDRESSING** — Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.

**INDEXED INDIRECT ADDRESSING** - In indexed indirect addressing (referred to as [Indirect, X]), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.

**INDIRECT INDEXED ADDRESSING** — In indirect indexed addressing (referred to as [Indirect, Y]), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location. the result being the high order eight bits of the effective address.

ABSOLUTE INDIRECT - The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter

- LDA Load Accumulator with Memory
- LDX Load Index X with Memory
- Load Index Y with Memory LDY
- Shift One Bit Right (Memory or Accumulator) LSR
- No Operation NOP
- ORA "OR" Memory with Accumulator
- PHA Push Accumulator on Stack
- PHP Push Processor Status on Stack
- PLA Pull Accumulator from Stack
- PLP Pull Processor Status from Stack
- ROL Rotate One Bit Left (Memory or Accumulator)
- Rotate One Bit Right (Memory or Accumulator) ROR
- RTI Return from Interrupt
- RTS Return from Subroutine
  - SBC Subtract Memory from Accumulator with Borrow
  - SEC Set Carry Flag SED
  - Set Decimal Mode
  - Set Interrupt Disable Status SEL
  - STA Store Accumulator in Memory Store Index X in Memory STX
  - Store Index Y in Memory STY

  - TAX Transfer Accumulator to Index X
  - Transfer Accumulator to Index Y TAY TSX Transfer Stack Pointer to Index X
  - TXA Transfer Index X to Accumulator
  - Transfer Index X to Stack Register TXS
  - Transfer Index Y to Accumulator TYA

10

i

•

4



## INSTRUCTION SET-OP CODES, Execution Time, Memory Requirements

			INSTRUCTIONS	Г	IMMEC	MATE	ABSOL	UTE	ZERO	PAGE	M	CUM.		IPLIE	T	IND.	X)	1	IND). 1	r I	ZP	NGE. )	xΤ	ABS	X	T	ABS.	Y	RE	LATIN	E	IND	RECT	T	Z. PAG	E. Y	] (	CONC	UITIO	N CI	ODE	ŝ
M	NEMON	IC	OPERATION	0	OPN	=	CP 1	=	PIN	=	CP	·\ =	OP	11	-	2 11	=	OF	·. ]	=	OP	N	8 C	PI.	=	OP	14		CP	N	= *	)P	1	= 0	PN	1	14	2	С	Ĩ.	D	V
à	D	C	A + M + C → A		69 2	2	60 4	3	65 3	2	$\square$				6	16	1:	2.	5	2	75	4	2 7	0 4	3	79	4	3							+	1		٠		-	-	
4	۲J	£	$\Delta + M \rightarrow \Delta$	1	29 2	2	20 4	3	25 3	2					2	1 6	12	31	4		35		2 3	0 4	3	39	4	3											-	4	-	-
à.	\$	2	C - 7 0 - 2				OE 6	3	36 5	2	QA.	2 .									16	6	: 1	E T	3													٠		-	-	-
8	С	C	BRANCH ON C &	2																									00	2	2						-		-	-	-	-
В	С	S	BRANCH ON C - 1	.2				1							1		1												BØ	2	2						-	-		-	-	
3	E	0	BRANCH ON Z - 1	:2						+					-		1	1			1	-	-	1	1	1	1	1	50	2	2		1		T	1		-	-	-	-	-
Ð	1	1	4 * M				20 4	3	24 1	1 3								1																			1.1.	•	-	-	-	M4
В	5,0	1	BRANCH ON N 11	12														1											30	24	2						-	-	-		-	-
G	N	F	BRANCH ON Z 0	(2)																									DØ	г	2			1			-	÷	-	-	-	=1
ē	Ρ		BRANCH CLAR 0	121														1						1				1	.0	2	2							÷	-	-	-	-
R	R	۲							1	+			00	1	7	1	1	1				1		1	1	T	1	1				1	1	1	1	1	-	-	-	1	-	-
8	4	C	BRANCH CN V + 0	.2																									50	2	2				1		1.		-	-		-
R	12	S	ERANCH ON V 1	2.																		1						1	.70	-	5						-		-	-	-	- 1
		C	$e \rightarrow c$										18	2	1								1														-	-	Ø	-	-	-
1	ς	5	$\vartheta \to \mathbb{C}$		ſ								08	2	1		1	[	1		1		1		1	1	1	1				1	1	1		1	1.	_	-	-	ø	-
1		Ĩ.	∂ → :							1			58	2	1		1	1									Γ	Τ	1				1	1		T	-	120		ø	-	-
5	L	y.	0→:										88	2	8		1						1						<								-	-	-	-	-	0
.:	1,1	P	4 – M	1 (	09 2	2	CD 4	3	15 1	12			1		Ċ,	• 6	12	C1	4	2	05	4	2 0	1	3	09	4	3								3		٠	•	-	$\simeq$	-
5	2		x = 31	1	EØ C	1.	FC 4	3	٤4	1 2								t					1									1						٠	٠	-	-	-
Ξ.	£		e = 11	(	09 3	2	CC 4	3	04	2																											•	٠		-	-	-
	Ę	3	21 - 1 → 12			T	CE 6	3	06 -	2	Π						T	İ			06	6	2 [	DE I	. 3		1	1						Ì				٠	-	-	-	-
5	$ \mathbf{F} $	2	3 - 1 → 4										CA	2	•												Ť.											٠	~	-	-	-
. St	ε	1	Y - ' → Y										88	2	•							1												- 3				٠	-		-	-
Ε	2	G	à <b>',1 →</b> à	27	49 2	2	4E -4	3	45 0	3 2					4	1 6	?	Ę.1	5	3	55	4	2 5	567 4	1 3	59	4	3										۲	-	-	-	-
	1	0	$M = 1 \rightarrow M$				EE 6	3	E6 5	2								1			F6	6	2 F	ff :	3													•	-	-	- 22	-
	N	,	· · · → ·										F8	2	1	T										1			Γ.						1	T	٠	٠	-	22		-
	$\mathbf{x}_{i}$	1	· · · → ·										Cð	2	1												1										•	٠	-	2	-	-
di.	4	P	JUME TO NEW LOC				4C 3	3									1											1				6C	5	3			-	-			(-)	
	5	G	UNMP OUE				2016	3									Î										1										-	-	-	-	-	-
	3	Å.	$M \rightarrow A$		49 2	2	40 4	3	A4 1	3 .					A	0 6	2	81	5	2	85	4	2 8	108	1 7	89	1	13									•	٠	-	. •	- 29	-

				ſ	IMM	EDIATE	1	SOLI	UTE	28	RO P	GE	A	CUM		IMPLI	ED	[3]	ND. X	1	(14)	D], Y		Z PAG	E X		ABS.	X		LES .	100		LATIN	-		DIREC		Z. F	-	_	-	OND				
MN	EMON	IC	OPERATION		-	. =	17:	t.	1 =	Co	1.	=	(F)	1	: 04	1.		C\$C	•.	-		. =	10	Phi		-P	·.	1 =	<b>PP</b>	1.	п	20	•		(°P	1	=	10	4	=	۲.	7	i.	2	5	1
	0	ĸ	$: \to :$	•	2	2 2	AL	4	3	Ab	3	2				1						1	1		T			T	BE	4	3							86	4	2	۰.	٠	-	÷	••	ł
	D	2	$M \rightarrow \tau$	A	0	2 2	A:	4	3	14	3	2											B	4 4	2	80	4	3													•	٠	-	-	22	ł
	S	R	0-+ <u>7 0</u> -+C				48	6	3	46	5	2	4.5	2		1							5	6	2	5E	7	3		8						- 1					Ø	۲	٠	-	1	1
	Ċ,	0	NO OPERATION					1		ł.					E/	2	1		2				1	1				1	8											4	~	-	~	-	-	1
	R	4	$x : \gamma \to \gamma$	e	19	2 3	00	1	3	35	3	2			1			0:	15	2	•••	- 2		5 4	2	.0	4	5	.0	4	3									Ę		•	-	-		÷
	ч	4	A→1/ 5 · 1	→ <u>S</u>			1	T			1				48	3							Т	Τ	1	T		1													-	-	-	-	-	è
	ч	D	P → ₩. 5 - 1	→S					Ì.						08	3 3	1								1		1	1													-	-	-	-	1.24	÷
		.á	S+1→5 V	→ ∴							í –				66	4	3														- 3											٠	•	÷	-	2
	121	0	S+1→S M	- 2											2-	1	1																									R	EST	OR	ED.	
	7	÷	- <u>-</u> _+ <u>-</u> _+	ן כ			28	6	2	26	5	2	24	2									3	6 6	12			1														1	٠	. 2	15	
-	14	i.		]	1		68	6	3	66	5	2	6A	2	•	T	T					T	17	6 6	2	75	7	3													•	٠				
	(T)		PTR', d.T												46	6	·														1											.F	EST	OP	ED	ŝ
	٢	\$	RTAT. SUE												60	1 5	·										1	ł													-	-	-	1.0		-
	5	22 26	$a  i! = 0 \rightarrow A$	1 2	2	2 4	60	4	7	65	3	?						٤١	6	2	E.	5 1	F	5 4	2	ED	4	3	FQ	4	3										٠	٠	(3)		-	-
	Ε	1	$\rightarrow \subset$				1									12					-+				Ł	1	1			Ł		}						6	ł		-	-	1	-	1	
	F	0	· · →												F-	1.2											1			1										_	-	-	-	100	1	1
		r.	· · · · ·				1				1				7.8		2 3																								-	-	-		-	-
		ú	$a \rightarrow b^{*}$				36	1 2	1000	85		5						5.	6	2	91	6 :	3 9	5 4	2	90	5	3	99	5	3										-	1	-	-	-	
		1	$c \rightarrow 22$				δĐ		1	86		ĉ,										1									1							96	4	5	-	Г	T	-		1
	*		$\gamma \rightarrow \Sigma$				80	4	3	84	3	2											ÿ	4 4	2																-		-			1
	Ä	X	$A \rightarrow x$						_		Ļ			-	-	12	+				_	-	+	+	+-	+	+	+	-	-	-		-	_	-	-				-	•	*	_	-	1	-
	4	¥	$a \rightarrow *$													2							1		T	1			1												•	۲	-	-		1
	S	×	S - *													2					1	1				1			1												•	,	-			Î
	×	۵	$\gamma \to \gamma$													2													1											1	1	۲	_			Î
	x	S	$\leftarrow \rightarrow S$													2						-															Ŭ.				-	-	Ξ	-		Ĩ
	Y	А	$\gamma \rightarrow \Delta$					1						_1_	98	2	1					_	1	1		1	1			1			L					L			•	۰.	-	-		1
11			O TN' IF PAGE BOUNDRY IS OF						<			CE)										•		ADC						4		EXC			OR			N			00					
2:	40		C 11 IF BRANCH OCCURS TO OTN' IF BRANCH OCCURS TO	SAME P	PAG	E PAC	F		r A			DEX.		TCR								-		SUE	TRA	C				•		NOT			DED			n		N	οß	115	0			
13.			NOT-BORROW	0					A N					ERE		Tive	AD	DRE	SS			7		OP	1					v		MEN														
41	IF AC		CIMAL MODE 2 FLAG IS INVALID ULATOR MUST BE CHECKED FO	D OR ZERO	СЯ	ESUL	т		M					EF S																M		MEN	AOF	IY B	IT 6											

VSS <b>D</b> RDY <b>D</b> (OUT) <b>D</b>	<ul> <li>6502–40 Pin Package</li> <li>65K Addressable Bytes of Memory (A0-A15)</li> <li>1RQ Interrupt</li> <li>On-the-chip Clock <ul> <li>TTL Level Single Phase Input</li> <li>Crystal Time Base Input</li> <li>Crystal Time Base Input</li> <li>SYNC Signal <ul> <li>(can be used for single instruction execution)</li> </ul> </li> <li>RDY Signal <ul> <li>(can be used to halt or single cycle execution)</li> </ul> </li> <li>Two Phase Output Clock for Timing of Support Chips</li> <li>NMI Interrupt</li> </ul></li></ul>
RES VSSI28 2	6503—28 Pin Package Features of 6503 • 4K Addressable Bytes of Memory (A0-A11) • On-the-chip Clock • IRO Interrupt • NMI Interrupt • 8 Bit Bidirectional Data Bus
RES       I       28 $\phi_2$ (OUT)         VSS       2       27 $\phi_0$ (IN)         IRO       3       26 $R/W$ VCC       4       25       D0         A0       5       24       D1         A1       6       23       D2         A2       7       22       D3         A3       8       21       D4         A4       9       20       D5         A5       10       19       D6         A6       11       18       D7         A7       12       17       A12         A8       13       16       A11         A9       14       15       A10	6504—28 Pin Package Features of 6504 • 8K Addressable Bytes of Memory (A0-A12) • On-the-chip Clock • IRQ Interrupt • 8 Bit Bidirectional Data Bus
RES       1       28	6505—28 pin Package Features of 6505 • 4K Addressable Bytes of Memory (A0-A11) • <u>On-</u> he-chip Clock • IRQ Interrupt • RDY Signal • 8 Bit Bidirectional Data Bus

RES       1       28       Ø2 (OUT)         VSS       2       27       Ø0 (IN)         Ø1 (OUT)       3       26       R/W         IRQ       4       25       D0         VCC       5       24       D1         A0       6       23       D2         A1       7       22       D3         A2       8       21       D4         A3       9       20       D5         A4       10       19       D6         A5       11       18       D7         A6       12       17       A11         A7       13       16       A9	6506—28 Pin Package Features of 6506 • 4K Addressable Bytes of Memory (A0-A11) • <u>On-</u> the-chip Clock • IRQ Interrupt • Two phase output clock for timing of support chips • 8 Bit Bidirectional Data Bus
RES       1       28       Ø2 (OUT)         VSS       2       27       Ø0 (IN)         RDY       3       26       R/W         VCC       4       25       D0         A0       5       24       D1         A1       6       23       D2         A2       7       22       D3         A3       8       21       D4         A4       9       20       D5         A5       10       19       D6         A6       11       18       D7         A7       12       17       A12         A8       13       16       A11         A9       14       15       A10	6507—28 Pin Package Features of 6507 • 8K Addressable Bytes of Memory (A0-A12) • On-the-chip Clock • RDY Signal • 8 Bit Bidirectional Data Bus
VSS       1       40 $RES$ RDY       2       39 $Ø_2(OUT)$ Ø1(IN)       3       38 $SO.$ IRO       4       37 $Ø_2(IN)$ VSS       5       36 $OBE$ NMI       6       35 $N.C.$ SYNC       7       34 $R/W$ VCC       8       33 $D0$ A0       9       32 $D1$ A1       10       31 $D2$ A2       0       11       39 $D3$ A3       12       29 $D4$ $A3$ A3       12       29 $D4$ A3       13       28 $D5$ A5       14       27 $D6$ A6       15       26 $D7$ A7       16       25 $A15$ A8       17       24 $A14$ A9       18       23 $A12$ A11       20       21       VSS	6512—40 Pin Package Features of 6512 • 65K Addressable Bytes of Memory (A0-A15) • IRQ Interrupt • NMI Interrupt • RDY Signal • 8 Bit Bidirectional Data Bus • SYNC Signal • Two phase clock input • Data Bus Enable

•

.

×

